Hybrid Dual Match Line Architecture For Content Addressable Memories And Other Data Structures

  • Published: Jan 6, 2009
  • Earliest Priority: Apr 02 2007
  • Family: 2
  • Cited Works: 0
  • Cited by: 6
  • Cites: 15
  • Additional Info: Full text
Abstract

A hybrid dual match line circuit may include a hit match line coupled to a first group of load devices and a miss match line coupled to discharge through a second group of load devices. Both the hit and miss match lines may be configured to be precharged to an asserted state. Each of the second group of load devices may be activated for discharging by a respective miss signal. The hit match line may be additionally coupled to discharge through first and second discharge path respectively activated for discharging in response to a hit signal and a read/write enable signal. The hit and miss match lines may be electrically isolated from one another, such that when one or more of the respective miss signals are asserted, current from the hit match line does not discharge through the miss match line.


Claims
Download PDF
Document Preview
Document History
  • Publication: Jan 6, 2009
  • Application: Apr 2, 2007
    US US 69539507 A
  • Priority: Apr 2, 2007
    US US 69539507 A

Sign in to the Lens

Feedback