Title: BIAS GENERATION AND DISTRIBUTION FOR A LARGE ARRAY OF SENSORS

Abstract: In certain aspects, a bias generation circuit comprises a bias voltage generator. The bias voltage generator has a main NMOS transistor having a drain and a gate of the main NMOS transistor both coupled to a first terminal, a main resistor having a first main resistor terminal and a second main resistor terminal, wherein the first main resistor terminal couples to a source of the main NMOS transistor; and a main PMOS transistor having a source of the main PMOS transistor coupled to the second main resistor terminal and a drain and a gate of the main PMOS transistor both coupled to a second terminal, wherein the second terminal couples to a main ground. The bias generation circuit further comprises an array of sensors coupled to the first terminal and the second terminal.
Declarations under Rule 4.17:

— as to applicant’s entitlement to apply for and be granted a patent (Rule 4.17(ii))
— as to the applicant’s entitlement to claim the priority of the earlier application (Rule 4.17(iii))

Published:
— with international search report (Art. 21(3))
BIAS GENERATION AND DISTRIBUTION FOR A LARGE ARRAY OF SENSORS

BACKGROUND

Claim of Priority
[0001] The present Application for Patent claims priority to Application No. 15/958,741 entitled “BIAS GENERATION AND DISTRIBUTION FOR A LARGE ARRAY OF SENSORS” filed April 20, 2018, and assigned to the assignee hereof and hereby expressly incorporated by reference herein.

Field
[0002] Aspects of the present disclosure relate to bias generation and distribution, and more particularly, to bias generation and distribution for a large array of sensors that reduces bias distribution lines.

Background
[0003] Smartphones and tablets today come with a wealth of sensors to facilitate a better user experience, provide apps with enhanced information about the world around the phone, and provide robust and increased battery life. A smartphone or a tablet might integrate a MEMS microphone, an image sensor, an accelerometer, a gyroscope, an atmosphere pressure sensor, a digital compass, an optical proximity sensor, an ambient light sensor, a humidity sensor, touch sensors, and fingerprint sensors. A sensor is a device, module, or subsystem whose purpose is to detect events or changes in its environment and send the information to other electronics, frequently a processor. A good sensor should be sensitive to only the measured property, not the variation of the sensor itself, including sensing circuitry.

[0004] Most of the sensors require biasing the sensing circuitry at an appropriate voltage or current level. To have a good sensitivity, the bias voltage or current is often derived from a source with low variation, such as a bandgap reference. To support a large amount of sensors, a large number of interconnect lines are needed to distribute the bias current or voltage to the sensors from the low variation source, consuming a large amount of routing resources and taking valuable area in a smartphone or tablet. The problem is more severe for touch sensing or fingerprint sensing, which requires a large array of points, thus a large array of sensors. Accordingly, it would be beneficial to provide a bias generation
and distribution scheme that reduces bias distribution lines yet provides reliable and stable bias current or voltage.

**SUMMARY**

[0005] The following presents a simplified summary of one or more implementations to provide a basic understanding of such implementations. This summary is not an extensive overview of all contemplated implementations, and is intended to neither identify key nor critical elements of all implementations nor delineate the scope of any or all implementations. The sole purpose of the summary is to present concepts relate to one or more implementations in a simplified form as a prelude to a more detailed description that is presented later.

[0006] In one aspect, a bias generation circuit comprises a bias voltage generator. The bias voltage generator has a main NMOS transistor having a drain and a gate of the main NMOS transistor both coupled to a first terminal, a main resistor having a first main resistor terminal and a second main resistor terminal, wherein the first main resistor terminal couples to a source of the main NMOS transistor; and a main PMOS transistor having a source of the main PMOS transistor coupled to the second main resistor terminal and a drain and a gate of the main PMOS transistor both coupled to a second terminal, wherein the second terminal couples to a main ground. The bias generation circuit further comprises an array of sensors coupled to the first terminal and the second terminal.

[0007] In another aspect, a method comprises providing a current source and generating a first bias voltage at a first terminal and a second bias voltage at a second terminal by a bias voltage generator having a main PMOS transistor, a main NMOS transistor, and a main resistor serially coupled. A drain and a gate of the main NMOS transistor both coupled to the first terminal. A first main resistor terminal of the main resistor couples to a source of the main NMOS transistor. A source of the main PMOS transistor couples to a second main resistor terminal of the main resistor and a drain and a gate of the main PMOS transistor both couple to the second terminal, wherein the second terminal couples to a main ground. The method further comprises mirroring a current of the current source to the bias voltage generator and coupling an array of sensors to the first bias voltage and the second bias voltage.
[0008] To accomplish the foregoing and related ends, one or more implementations include the features hereinafter fully described and particularly pointed out in the claims. The following description and the annexed drawings set forth in detail certain illustrative aspects of the one or more implementations. These aspects are indicative, however, of but a few of the various ways in which the principles of various implementations may be employed and the described implementations are intended to include all such aspects and their equivalents.

**BRIEF DESCRIPTION OF THE DRAWINGS**

[0009] FIG. 1 illustrates an example bias current generation and distribution scheme for a large array of sensors according to certain aspects of the present disclosure.

[0010] FIG. 2 illustrates an exemplary bias current generation and distribution scheme for a large array of sensors according to certain aspects of the present disclosure.

[0011] FIG. 3 illustrates an exemplary bias generation and distribution method according to certain aspects of the present disclosure.

**DETAILED DESCRIPTION**

[0012] The detailed description set forth below, in connection with the appended drawings, is intended as a description of various aspects and is not intended to represent the only aspects in which the concepts described herein may be practiced. The detailed description includes specific details for the purpose of providing an understanding of the various concepts. However, it will be apparent to those skilled in the art that these concepts may be practiced without these specific details. In some instances, well-known structures and components are shown in block diagram form in order to avoid obscuring such concepts.

[0013] Sensors bring intelligence and awareness to the smartphones and tablets. Today’s mobile devices are packed with many sensor systems that produce raw data on motion, location and the environment around us. The sensor circuitries often derive their bias currents or voltages from a low variation source, such as a bandgap reference. Some sensing system may require a large number of sensing points, thus a large array of sensors. For example, a fingerprint sensing system may comprise an array of 80x180 pixels, which requires 14,400 sensors. Generating and distributing bias currents or voltages to such a large array of sensors can be demanding.
FIG. 1 illustrates an example bias current generation and distribution scheme for a large array of sensors according to certain aspects of the present disclosure. The system 100 comprises a main bias generation circuit 150 and an array of sensing circuits 120. The main bias generation circuit 150 comprises a current source 154 with current I0. The current I0 is mirrored through a PMOS transistor 152 and an array of PMOS transistors 101, 102, …, 10n to generate n bias currents I1, I2, …, In. The bias currents I1, I2, …, In are routed through n interconnect lines to the array of sensing circuits 120, denoted as S1, S2, …, Sn. The number of interconnect lines n corresponds to the number of sensing circuits in the array of sensing circuits 120. For a fingerprint sensing system with 14,400 sensors, 14,400 interconnect lines are needed to distribute the bias current from the main bias generation circuit 150 to the array of sensing circuits 120. In addition, the array of sensing circuits 120 may be far away from the main bias generation circuit 150, resulting in supply voltage and ground variation between the main bias generation circuit 150 and the array of sensing circuits 120, causing variation in bias currents H, I2, …, In.

FIG. 2 illustrates an exemplary bias current generation and distribution scheme for a large array of sensors according to certain aspects of the present disclosure. The system 200 comprises a main bias generation circuit 250 and an array of sensors, each denoted as 220. Like the main bias generation circuit 150, the main bias generation circuit 250 also comprise a current source 254. The current source 254 may be a bandgap reference or other circuit.

Instead of generating n bias currents directly in the main bias generation circuit, the main bias generation circuit 250 comprises a bias voltage generator 210 having a main PMOS transistor 214, a main NMOS transistor 216, and a main resistor 218 to generate two bias voltages: an N bias voltage Vgnb at an N bias terminal 264 and a P bias voltage Vgpb at a P bias terminal 266. The main NMOS transistor 216, the main resistor 218, and the main PMOS transistor 214 are serially coupled. That is, the source of the main NMOS transistor 216 couples to a first main resistor terminal of the main resistor 218. A second main resistor terminal of the main resistor 218 couples to the source of the main PMOS transistor 214. The drain of the main PMOS transistor 214 couples to a main ground. The drain of the main NMOS transistor 216 couples to a current from a second main PMOS transistor 212. The N bias terminal 264 couples to the gate and drain of the main NMOS.
transistor 216. The P bias terminal 266 couples to the gate and drain of the main PMOS transistor 214.

[0017] The main bias generation circuit 250 also comprises a main current mirror formed by a pair of PMOS transistors 252 and 212 that mirrors a current from the current source 254 to the bias voltage generator 210. The current source 254, the main current mirror PMOS transistor pairs 252 and 212, and the bias voltage generator 210 may be closely placed and share the same main supply voltage and the main ground. The variation among them caused by main supply voltage or the main ground fluctuation is therefore low.

[0018] The system 200 further comprises an array of sensors 220. Each sensor 220 comprises a local bias replica 230. The local bias replica 230 couples to the N bias voltage \( V_{gnb} \) and the P bias voltage \( V_{gp} \) and generates a local bias current. Like the bias voltage generator 210, the local bias replica 230 comprises a local PMOS transistor 234, a local NMOS transistor 236, and a local resistor 238. The local NMOS transistor 236, the local resistor 238, and the local PMOS transistor 234 are serially coupled. That is, the source of the local NMOS transistor 236 couples to the first local resistor terminal of the local resistor 238. A second local resistor terminal of the local resistor 238 couples to the source of the local PMOS transistor 234. The drain of the local PMOS transistor 234 couples to a local ground. The N bias terminal 264 couples to the gate of the local NMOS transistor 236 to provide the N bias voltage \( V_{gn} \) to the local NMOS transistor 236. The P bias terminal 266 couples to the gate of the local PMOS transistor 234 to provide the P bias voltage \( V_{gp} \) to the local PMOS transistor 234.

[0019] The local bias replica 230 reproduces a bias current, which is mirrored by a local current mirror formed by a pair of PMOS transistors 232 and 222. The local current mirror couples to the local bias replica 230 at the local bias terminal 226. The local bias terminal 226 couples to both gates of the pair of PMOS transistors 232 and 222. The local bias terminal 226 also couples to the drain of the local NMOS transistor 236. The mirrored current then provide bias to the sensing circuitry 224 in each sensor 220. The local current mirror PMOS transistor pair 232 and 222 couple to a local supply voltage.

[0020] The local supply voltage of each sensor 220 may electrically couples the main supply voltage. Likewise, the local ground voltage of each sensor 220 may electrically couples to the main ground. Ideally, when the local supply voltage of each sensor 220 is
electrically coupled to the main supply voltage, their voltage level should be the same during operation. Similarly, when the local ground of each sensor 220 is electrically coupled to the main ground, their voltage level should be the same during operation. However, the array of sensors 220 may be far away from the main bias generation circuit 250. For example, the main bias generation circuit 250 may be at the periphery of the array of sensors 220. For a large array of sensors, such as a touch sensor system or a fingerprint sensor system, the main bias generation circuit 250 may be far away from some sensing circuits in the array of sensors 220. Due to IR drop, power glitch, and/or power fluctuation, the voltage level of the main supply voltage and the local supply voltage or the main ground and the local ground may not be always the same. Nevertheless, the currents flowing through the bias voltage generator 210 or the local bias replica 230 are substantially independent of ground or supply voltage gradient or fluctuation across the array of sensors 220 due to their differential bias structures. Their currents are mainly determined by voltages across the main resistor 218 and the local resistor 238, respectively. The currents thus are less subject to the variation of the supply voltage or ground.

[0021] The main resistor 218 and the local resistor 238 are placed in respective bias voltage generator 210 and local bias replica 230 to degenerate the differential bias devices. For example, the main resistor 218 degenerates the main differential transistors, the main NMOS transistor 216 and the main PMOS transistor 214. The local resistor 238 degenerates the local different transistors, the local NMOS transistor 236 and the local PMOS transistor 234. The use of the degeneration resistors, the main resistor 218 and the local resistor 238, mitigates transistor mismatch, supply voltage gradient or fluctuation, and/or ground voltage gradient or fluctuation.

[0022] The resistance of the local resistor 238 for each local bias replica 230 may be optimized to improve the mismatch, to reduce the power consumption, and/or to save area. Similarly, the sizes of the transistors, the local NMOS transistor 236 and the local PMOS transistor 234, for each local bias replica 230 may be optimized to improve the mismatch, to reduce the power consumption, and/or to save area. The resistance values of the local resistor 238 and the main resistor 218 may be sized differently. For example, the resistance of the local resistor 238 may be sized to be $k$ times the resistance of the main resistor 218, where $k$ is a positive number. Correspondingly, the current flowing through
the local resistor 238 is sized to be substantially (within process, temperature, voltage, and/or other variation) \(1/k\) times the current flowing through the main resistor 218. Accordingly, the channel width and channel length ratio (W/L) of the local NMOS transistor 236 is sized to be substantially (within process, temperature, voltage, and/or other variation) \(1/k\) times the channel width and channel length ratio (W/L) of the main NMOS transistor 216, and the channel width and the channel length ratio (W/L) of the local PMOS transistor 234 is sized to be substantially (within process, temperature, voltage, and/or other variation) \(1/k\) times the channel width and channel length ratio (W/L) of the main PMOS transistor 214. Generally, for better process matching, the channel lengths of the PMOS transistors 214 and 234 would be selected to be the same, so are the channel lengths of the NMOS transistors 216 and 236. The channel width and channel length ratio (W/L), therefore, is mainly determined by the channel widths. That is, when the channel lengths are the same, the channel width of the main NMOS transistor 216 is sized to be \(k\) times the channel width of the local NMOS transistor 236; and the channel width of the main PMOS transistor 214 is sized to be \(k\) times the channel width of the local PMOS transistor 234. By sizing the device sizes for local bias replica 230 differently from the bias voltage generator 210, the mismatch is improved, the power consumption is decreased, and the overall area for the local bias replica 230 is reduced. The value of \(k\) may be smaller or greater than 1. A typically value of \(k\) may be around 10.

[0023] Each local bias replica 230 or each local current mirror of each sensor in the array of sensors 220 may have same structure. The transistor and resistor sizes in each local bias replica 230 and local current mirror may be the same or may be different. For example, for each sensing circuit in a fingerprint sensor system, one may choose same design, including same device sizes, for each local bias replica and local current mirror. However, the device sizes for a local bias replica 230 designed for a touch sensing system may be different from the device sizes for a local bias replica 230 designed for a fingerprint sensing system.

[0024] As illustrated in FIG. 2, only 2 interconnect lines, one for the N bias voltage and one for the P bias voltage, are needed to distribute the bias signal to the array of sensors 220, regardless of the number of sensors in the array of sensors 220. Significant resource saving is thus achieved.
FIG. 3 illustrates an exemplary bias generation and distribution method according to certain aspects of the present disclosure. At 302, a current source (e.g., the current source 154 or 254) is provided. The current source may be a bandgap reference or other circuit.

At 304, an N bias voltage and a P bias voltage is generated by a bias voltage generator (e.g., the bias voltage generator 210). The bias voltage generator comprises a main NMOS transistor, a main resistor, and a main PMOS transistor that are serially coupled. A main current mirror may be needed to couple the current source to the bias voltage generator. The N bias voltage may be provided at an N bias terminal, and the P bias voltage may be provided at a P bias terminal. A drain and a gate of the main NMOS transistor both couple to the N bias terminal. A first main resistor terminal couples to a source of the main NMOS transistor, and a second main resistor terminal couples to a source of the main PMOS transistor. A drain and a gate of the main PMOS transistor both couple to the P bias terminal. The P bias terminal couples to a main ground.

At 306, the N bias voltage and the P bias voltage couple to an array of sensors (e.g., the array of sensors 220) to generate a bias current by a local bias replica (e.g., the local bias replica 230) in each sensor of the array of sensors. Each local bias replica couples to the N bias terminal and the P bias terminal. Each local bias replica comprises a local NMOS transistor, a local resistor, and a local PMOS transistor coupled serially. A drain of the local NMOS transistor couples to the local bias terminal. A first local resistor terminal of the local resistor couples to a source of the local NMOS transistor, and a second local resistor terminal of the local resistor couples to a source of the local PMOS transistor. A gate of the local PMOS transistor couples to the P bias terminal, and a drain of the local PMOS transistor couples to a local ground. A gate of the local NMOS transistor couples to the N bias terminal.

Each sensor of the array of sensors further comprises a local current mirror mirroring a current of the local bias replica and providing a bias current to a sensing circuit in the corresponding sensor of the array of sensors. The local current mirror couples to the local bias replica through the drain of the local NMOS transistor.

The local ground and the main ground may be electrically coupled through a ground interconnect. Likewise, the local supply voltage and the main supply voltage may be electrically couples through a supply voltage interconnect.
The local NMOS transistor, the local PMOS transistor, and the local resistor may be optimally sized to improve the mismatch, power consumption, and/or chip area. The local resistor has a resistance value that is about \( k \) time as a resistance value of the main resistor, wherein \( k \) may be any positive number. A good number could be around 10. Corresponding to the resistance value ratio of the local resistor and the main resistor, the main NMOS transistor may have a same channel length as the local NMOS transistor but the main NMOS transistor has a width that is substantially (within process, temperature, voltage, and/or other variation) \( k \) times a width of the local NMOS transistor, and the main PMOS transistor may have a same channel length as the local PMOS transistor but the main PMOS transistor has a width that is substantially (within process, temperature, voltage, and/or other variation) \( k \) times a width of the local PMOS transistor.

The previous description of the disclosure is provided to enable any person skilled in the art to make or use the disclosure. Various modifications to the disclosure will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other variations without departing from the spirit or scope of the disclosure. Thus, the disclosure is not intended to be limited to the examples described herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
WHAT IS CLAIMED IS:

1. A bias generation circuit, comprising:
   a bias voltage generator, including:
   a main NMOS transistor having a drain and a gate of the main
   NMOS transistor both coupled to a first terminal;
   a main resistor having a first main resistor terminal and a second
   main resistor terminal, wherein the first main resistor terminal
   couples to a source of the main NMOS transistor; and
   a main PMOS transistor having a source of the main PMOS
   transistor coupled to the second main resistor terminal and a drain
   and a gate of the main PMOS transistor both coupled to a second
   terminal, wherein the second terminal couples to a main ground; and
   an array of sensors coupled to the first terminal and the second terminal.

2. The bias generation circuit of claim 1, wherein the bias voltage generator is
   configured to generate a first bias voltage at the first terminal and a second bias
   voltage at the second terminal.

3. The bias generation circuit of claim 1 further comprising a main current mirror
   coupled to the bias voltage generator, wherein the main current mirror comprises
   a second main PMOS transistor mirroring a current from a current source,
   wherein the second main PMOS transistor is configured to have a source of the
   second main PMOS transistor coupled to a main supply voltage, a gate of the
   second main PMOS transistor coupled to the current source, and a drain of the
   second main PMOS transistor coupled to the first terminal.

4. The bias generation circuit of claim 1, wherein each sensor of the array of
   sensors comprises a local bias replica coupled to the first terminal and the
   second terminal.

5. The bias generation circuit of claim 4, wherein the local bias replica comprises:
a local NMOS transistor having a gate of the local NMOS transistor coupled to the first terminal;
a local resistor having a first local resistor terminal and a second local resistor terminal, wherein the first local resistor terminal couples to a source of the local NMOS transistor; and
a local PMOS transistor having a source of the local PMOS transistor coupled to the second local resistor terminal, a gate of the local PMOS transistor coupled to the second terminal, and a drain of the local PMOS transistor coupled to a local ground.

6. The bias generation circuit of claim 5, wherein each sensor of the array of sensors further comprises a local current mirror mirroring a current of the local bias replica.

7. The bias generation circuit of claim 6, wherein the local current mirror is configured to provide a bias current to a sensing circuit.

8. The bias generation circuit of claim 6, wherein the local current mirror comprises a second local PMOS transistor having a source of the second local PMOS transistor coupled to a local supply voltage and a gate and a drain of the second local PMOS transistor both coupled to a drain of the local NMOS transistor.

9. The bias generation circuit of claim 5, wherein the local ground and the main ground are configured to be electrically coupled through a ground interconnect.

10. The bias generation circuit of claim 5, wherein the local resistor has a resistance value that is about $k$ time a resistance value of the main resistor, wherein $k$ is a positive number.

11. The bias generation circuit of claim 10, wherein the local NMOS transistor and the local PMOS transistor are sized to mirror a current that is substantially $1/k$ times a current flowing through the bias voltage generator.

12. The bias generation circuit of claim 11, wherein the main NMOS transistor has a same channel length as the local NMOS transistor and wherein the main NMOS
transistor has a width that is substantially \( k \) times a width of the local NMOS transistor.

13. The bias generation circuit of claim 11, wherein the main PMOS transistor has a same channel length as the local PMOS transistor and wherein the main PMOS transistor has a width that is substantially \( k \) times a width of the local PMOS transistor.

14. The bias generation circuit of claim 4, wherein the local bias replica for each sensor of the array of sensors is substantially the same.

15. The bias generation circuit of claim 1, wherein the array of sensors is an array of fingerprint sensors or touch sensors.

16. The bias generation circuit of claim 1, wherein the bias voltage generator is at a periphery of the array of sensors.

17. A method, comprising:

   providing a current source;

   generating a first bias voltage at a first terminal and a second bias voltage at a second terminal by a bias voltage generator having a main PMOS transistor, a main NMOS transistor, and a main resistor serially coupled, wherein

   a drain and a gate of the main NMOS transistor both coupled to the first terminal;

   a first main resistor terminal of the main resistor couples to a source of the main NMOS transistor; and

   a source of the main PMOS coupled to a second main resistor terminal of the main resistor and a drain and a gate of the main PMOS transistor both coupled to the second terminal, wherein the second terminal couples to a main ground;

   mirroring a current of the current source to the bias voltage generator; and
coupling an array of sensors to the first bias voltage and the second bias voltage.

18. The method of claim 17, wherein each sensor of the array of sensors comprises a local bias replica coupled to the first terminal and the second terminal.

19. The method of claim 18, wherein the local bias replica comprises

- a local NMOS transistor having a gate of the local NMOS transistor coupled to the first terminal;
- a local resistor having a first local resistor terminal and a second local resistor terminal, wherein the first local resistor terminal couples to a source of the local NMOS transistor; and
- a local PMOS transistor having a source of the local PMOS transistor coupled to the second local resistor terminal, a gate of the local PMOS transistor coupled to the second terminal, and a drain of the local PMOS transistor coupled to a local ground.

20. The method of claim 19, wherein the local ground and the main ground are configured to be electrically coupled through a ground interconnect.

21. The method of claim 19, wherein the local resistor has a resistance value that is \( k \) time a resistance value of the main resistor, wherein \( k \) is a positive number.

22. The method of claim 21, wherein the main NMOS transistor has a same channel length as the local NMOS transistor and wherein the main NMOS transistor has a width that is substantially Crimes a width of the local NMOS transistor.

23. The method of claim 18, wherein each sensor of the array of sensors further comprises a local current mirror mirroring a current of the local bias replica.

24. The method of claim 23, wherein the local current mirror is configured to provide a bias current to a sensing circuit.

25. The method of claim 17, wherein the array of sensors is an array of fingerprint sensors or touch sensors.
Provide a current source

Generate an N bias voltage at an N bias terminal and a P bias voltage at a P bias terminal by a first main PMOS transistor, a main NMOS transistor, a main resistor, and a second main PMOS transistor serially coupled.

Couple an array of sensors to the N bias voltage and the P bias voltage.
## INTERNATIONAL SEARCH REPORT

### A. CLASSIFICATION OF SUBJECT MATTER

**INV.** G05F3/20 H03K3/011

According to International Patent Classification (IPC) or to both national classification and IPC

### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G05F H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-Internal, WPI Data

### C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>page 4 - page 5; claim 1; figures 3,5</td>
<td>2,4-14, 18-24</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>paragraph [0021] - paragraph [0040]; claim 1; figures 2,4</td>
<td>4-14, 18-24</td>
</tr>
</tbody>
</table>

Date of the actual completion of the international search 30 April 2019

Date of mailing of the international search report 10/05/2019

Name and mailing address of the ISA/
European Patent Office, P.B. 5818 Patentlaan 2
NL-2280 HV Rijswijk
Tel: (+31-70) 340-2040,
Fax: (+31-70) 340-3016

Authorized officer Riccio, Ettore

Form PCT/ISA210 (second sheet) (April 2005)
<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>DE 69725078 D1</td>
<td>30-10-2003</td>
</tr>
<tr>
<td></td>
<td></td>
<td>DE 69725078 T2</td>
<td>09-06-2004</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 0822477 A2</td>
<td>04-02-1998</td>
</tr>
<tr>
<td></td>
<td></td>
<td>KR 980011440 A</td>
<td>30-04-1998</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6064250 A</td>
<td>16-05-2000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6137335 A</td>
<td>24-10-2000</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6323721 B1</td>
<td>27-11-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 6323722 B1</td>
<td>27-11-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2001001230 A1</td>
<td>17-05-2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2004113681 A1</td>
<td>17-06-2004</td>
</tr>
<tr>
<td>US 2017293314 A1</td>
<td>12-10-2017</td>
<td>CN 109074115 A</td>
<td>21-12-2018</td>
</tr>
<tr>
<td></td>
<td></td>
<td>EP 3440525 A1</td>
<td>13-02-2019</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US 2017293314 A1</td>
<td>12-10-2017</td>
</tr>
<tr>
<td></td>
<td></td>
<td>WO 2017176424 A1</td>
<td>12-10-2017</td>
</tr>
</tbody>
</table>