**Abstract:**

A universal input buffer has a pair of input pins. A first input of a multiplexer is coupled to the second input pin and a second input of the multiplexer receives a common mode voltage of a differential signal applied to the first pin. The multiplexer is responsive to a selection signal to select either of the first and second inputs of said multiplexer. A pair of single-input buffers have inputs coupled respectively to the first and second input pins. A first input of a first differential buffer is coupled to the first input pin, a first input of a second differential buffer is coupled to the second input pin, the second input of the first differential buffer is coupled to the output of the multiplexer, and the second input of the second differential buffer receives a common mode voltage of a differential signal applied to the second pin.
Universal Input Buffer

Field of the Invention

This invention relates to the integrated circuits, and more particularly to a universal input buffer.

Background of the Invention

Semiconductor integrated circuits communicate with each other over printed circuit board (PCB) traces using single-ended and differential signaling. Single ended signaling requires only one PCB trace and one pin on transmit and receive devices in case of point to point signaling and differential signaling requires two PCB traces and two pins on each of the transmit and receive devices. Although differential signaling requires twice as many pins and PCB traces as single ended signaling, it is often used in applications where noise immunity is important and for higher frequency signaling (typically over 150MHz).

With respect to voltage levels, input buffers can be designed for rail-to-rail (0 to Vdd) signaling such as Low Voltage Complementary Metal Oxide Semiconductor (LVCMOS) input buffers or sub rail-to-rail signaling as in Low Voltage Positive/Pseudo Emitter-coupled Logic (LVPECL), High-Speed Current Steering Logic (HCSL), Low Voltage Differential Signaling (LVDS) and Current Mode Logic (CML) inputs where input voltage swings around a predefined biasing voltage and the amplitude of the swing is lower than rail-to-rail voltage.

Although the majority of semiconductor devices require input buffers to be either single ended or differential, some devices require input buffers that can receive both single ended and differential signaling, such as Digital Phase Locked Loops (DPLLs), Field-
Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs). DPLLs typically need to terminate as many as possible input references with wide spread of input frequencies (from 1Hz to 1GHz). FPGAs and CPLDs on the other hand are generic devices, which need to handle various input formats and frequencies. Some of these devices have paired input pins so that two input pins can support either two single ended LVCMOS or one differential input.

Summary of the Invention

Embodiments of the invention provide a universal input buffer that can terminate with two pins, not only two independent LVCMOS or one differential input but also any two independent sub rail-to-rail signals such as LVPECL, HCSL, LVDS and CML.

A major advantage of proposed universal input buffer is reduction of number of pins required for the device. This in turn reduces package size as well as its cost.

According to the present invention there is provided a universal input buffer comprising: first and second input pins; a multiplexer with first and second inputs and an output, the first input of the multiplexer being coupled to the second input pin and the second input of the multiplexer being for receiving a common mode voltage of a differential signal applied to said first pin, said multiplexer being responsive to a selection signal to select either of said first and second inputs of said multiplexer; first and second single-input buffers, having an inputs coupled respectively to said first and second input pins; first and second differential buffers, each of said first and second differential buffers having first and second inputs, the first input of the first differential buffer being coupled to the first input pin, the first input of the second differential buffer being coupled to the second input pin, the second input of the first differential buffer being coupled to the output of
the multiplexer, and the second input of the second single-input buffer being for receiving a common mode voltage of a differential signal applied to said second pin.

It will be understood that the generic term pin in this context includes any input connection to the universal input buffer, including terminals, pads and the like.

The single-input buffers accept a single-ended input, such as LVCMOS input signals. The differential buffers, also known as differential receivers, accept a differential input and convert it to a single-ended output, in the preferred embodiment differential input to LVCMOS output, in which case they act as differential-to-LVCMOS converters.

Embodiments of the invention therefore provide a universal two pin buffer capable of terminating two independent LVCMOS inputs or one differential LVPECL, LVDS, HCSL, CML inputs or two independent LVEPCL, LVDS, HSCL, CML inputs.

According to another aspect of the invention there is provided a method of receiving a signal in an integrated circuit in a universal input buffer comprising first and second input pins; a multiplexer with first and second inputs and an output, the first input of the multiplexer being coupled to the first input pin and the second input of the multiplexer being for receiving a common mode voltage of a differential signal applied to said first pin, said multiplexer being responsive to a selection signal to select either of said first and second inputs of said multiplexer; first and second single-input buffers, having an inputs coupled respectively to said first and second input pins; and first and second differential input buffers, each of said first and second differential input buffers having first and second inputs, the first input of the first differential buffer being coupled to the first input pin, the first input of the second differential buffer being coupled to the second input pin, the second input of the first differential buffer being coupled to the output of
the multiplexer, and the second input of the second differential buffer being for receiving a common mode voltage of a differential signal applied to said second pin, the method comprising: coupling an input arrangement to said respective first and second input pins, said input arrangement being selected from the group consisting of: a pair of single-ended input lines; a pair of differential input lines terminated in a termination resistor coupled between said differential input lines; and pairs of differential input lines, each pair of differential input lines being terminated in a termination resistance and being coupled respectively to said first and second input pins; and selecting an output of said universal input buffer depending on the input arrangement.

Brief Description of the Drawings

This invention will now be described in more detail, by way of example only, with reference to the accompanying drawings, in which:-

Figures 1a - 1c consists of block diagrams of prior art input buffers;

Figure 2 is block diagram of a universal input buffer in accordance with an embodiment of the invention;

Figure 3 is a block diagram illustrating the termination of different input signals with a universal input buffer in accordance with the embodiment of Figure 2;

Figure 4 is a block diagram of an embodiment of a universal input buffer with a differential input; and

Figure 5 is a block diagram of an embodiment of a universal input buffer with a pair of differential inputs;

Figure 6 is a diagram showing the waveforms for an LVDS interface;
Figure 7 shows an alternative embodiment similar to the embodiment of Figure 4, but
with a single termination resistor, of an LVDS interface; and

Figure 8 is an alternative embodiment similar to the embodiment of Figure 4, but with
two termination resistors, of an LVPECL interface.

Detailed Description of Preferred Embodiments

Block diagrams of prior art input buffers are shown in Figures 1a - 1c. Figure 1a shows
the simplest LVCMOS input buffer which requires just a single input pin. Figure 1b
shows a differential input pair and Figure 1c shows a combination input buffer, which
can serve either as one differential or two single-ended LVCMOS inputs. The input
buffer shown in Figure 1c is more flexible than buffers shown in Figures 1a and 1b, but it
cannot terminate two independent sub rail-to-rail inputs.

An embodiment of a universal input buffer in accordance with the invention that can
terminate not only two independent LVCMOS inputs or one differential input, but in
addition can also terminate two independent sub rail-to-rail inputs, such as LVPECL,
HCSL, LVDS or CML, is shown in Figure 2.

The universal input buffer shown Figure 2 can operate in three different modes shown
respectively in Figures 3 to 5. It has two single-input buffers 200, 201, and two
differential buffers 202, 203, each with one negative or inverting input and one positive
or non-inverting input. The differential buffers 202, 203 serve as differential receivers
with LVCMOS outputs.

The universal input buffer also has two independent rail-to-rail inputs (LVCMOS) pin 1,
pin 2. The input pin 1 is coupled to the input of single-input buffer 200 and to the first or
non-inverting input of differential buffer 202. The input pin 2 is coupled to the input of single-input buffer 201, to the non-inverting input of differential buffer 203 and to a first input of a multiplexer 204. The output of the multiplexer 204 is coupled to the second or inverting input of differential buffer 202.

A common mode voltage Vcm2 is applied to the negative input of differential buffer 203, and a common mode voltage Vcml is coupled to a second input of the multiplexer 204, and is therefore selectably, under the control of multiplexer 204, applied to the negative input of differential buffer 202. Either input of the multiplexer 204 can be selected by a user-activated control signal sel depending on the type of input that it is required to accommodate.

The common mode voltages Vcml and Vcm2 can be internally generated using a bandgap voltage reference to match the known common mode voltages of the inputs 206, 207 or can be obtained from the inputs to the universal input buffer.

In a first mode, shown in Figure 3 by the dashed arrows, each pin, namely pin 1, pin 2, can receive independent single-ended LVCMOS inputs 206, 207. This input is fed to single-input buffers 200 and 201 respectively, which provide the respective outputs.

In a second mode, shown in Figure 4 by the dashed arrows, the universal input buffer can receive one differential input, which can be LVPECL, HCSL, LVDS, or CML. In this mode the differential input 208, 209 is fed from the pin 1 to the positive input of the differential buffer 202 and from the pin 2, via the multiplexer 204 to the negative input of the differential buffer 202. In this case the output of the differential buffer 202 provides the output. A terminating resistance Rt is coupled between the ends of the pairs of differential inputs 208, 209.
In a third mode, shown in Figure 5, two independent sub rail-to-rail inputs 210, 211 and 212, 213 (LVPECL, LVDS, HCSL or CML) are fed to pin 1 and pin 2 respectively. Respective terminating resistances Rt made up two resistors Rt/2 in series is coupled between the ends of the pairs of differential inputs 210, 211 and 212, 213.

The first input 210, 211 is fed from pin 1 to the positive input of the differential buffer 202. The negative input of the differential buffer 202 is coupled to common mode voltage (Vcml) for the differential inputs 210, 211, via multiplexer 204 responsive to the user-activated control signal sel. The voltage level of Vcml applied to the input of the multiplexer 204 may be internally generated and set to match the common voltage of the input signal on inputs 210, 212, or may be tapped directly from the respective terminating resistors Rt/2 as shown.

The second input is fed from pin 2 to the positive input of the differential input buffer 203 and the negative input receives the common mode voltage Vcm2, which corresponds the common mode voltage of the input signal on the inputs 212, 213. The voltage level of Vcm2 applied to the input of the multiplexer 203 may be internally generated and set to match the common voltage of the input signal on inputs 212, 213, or may be tapped directly from the respective terminating resistors as shown.

In this embodiment the two differential input buffers 202, 203 provide the outputs.

The embodiments of Figures 4 and 5 are suitable for the case where the biasing signal is removed from the transmitting device by coupling capacitors and needs to be recreated.

In alternative embodiment shown in Figure 7 Vcml and Vcm2 can be generated from a programmable DAC (Digital to Analog converter). Because a DAC can be programmed
to output any voltage level between 0 and Vdd, Vcml and Vcm2 can be programmed to
match common mode voltages of any input signal whether standard or not as long as the
common mode voltages are known in advance. In one exemplary embodiment, a fixed
voltage, in this case 1.2V, is used to match the requirement for an LDVS interface.

For other interfaces, such as LVPECL, HCSL, CML an AC coupled Thevenin
termination may be used as shown in Figure 8.

As previously noted the common mode voltages Vcml and Vcm2 may also be generated
internally of the universal input buffer from a bandgap voltage reference, which is known
in the art as a stable voltage source.

Figure 6 shows the waveforms for an LVDS interface as shown in Figure 7. The positive
(Vp) and negative (Vn) waveforms generated by a differential driver 220 at the
transmitter toggle about the average voltage shown by the dotted line, which is the
common mode voltage. It should be noted that different transmission standards have
different common mode voltages.

For the embodiment of Figure 8, in the case of a Low Voltage Pseudo Emitter Coupled
Logic (LVPECL) interface each of the drivers 220 needs a path to ground, which is
provided by a respective resistor Rb 221. The common mode voltage of the LVPECL
interface is 2V, so the use of an AC coupling capacitor 222, which blocks DC signal from
the driver 220, is recommended.

In this embodiment Rtl and Rt2 are a so-called Thevenin termination, where the
termination is provided by Rtl and Rt2 resistors in parallel. These resistors generate a
bias voltage Vcm equal to Vdd*Rt2/(Rtl+Rt2) at their junction points because Rtl and
Rt2 act as a voltage divider. The value of the resistors Rt1 and Rt2 is set so that the bias voltage Vcm matches the internally generated common mode voltages Vcml and Vcm2.

It should be appreciated by those skilled in the art that any block diagrams herein represent conceptual views of illustrative circuitry embodying the principles of the invention. For example, a processor may be provided through the use of dedicated hardware as well as hardware capable of executing software in association with appropriate software. When provided by a processor, the functions may be provided by a single dedicated processor, by a single shared processor, or by a plurality of individual processors, some of which may be shared. Moreover, explicit use of the term "processor" should not be construed to refer exclusively to hardware capable of executing software, and may implicitly include, without limitation, digital signal processor (DSP) hardware, network processor, application specific integrated circuit (ASIC), field programmable gate array (FPGA), read only memory (ROM) for storing software, random access memory (RAM), and non volatile storage. Other hardware, conventional and/or custom, may also be included. The functional blocks or modules illustrated herein may in practice be implemented in hardware or software running on a suitable processor.
Claims

1. A universal input buffer comprising:
   first and second input pins;
   a multiplexer with first and second inputs and an output, the first input of the multiplexer being coupled to the second input pin and the second input of the multiplexer being for receiving a common mode voltage of a differential signal applied to said first pin, said multiplexer being responsive to a selection signal to select either of said first and second inputs of said multiplexer;
   first and second single-input buffers, having an inputs coupled respectively to said first and second input pins;
   first and second differential buffers, each of said first and second differential buffers having first and second inputs, the first input of the first differential buffer being coupled to the first input pin, the first input of the second differential buffer being coupled to the second input pin, the second input of the first differential buffer being coupled to the output of the multiplexer, and the second input of the second differential buffer being for receiving a common mode voltage of a differential signal applied to said second pin.

2. A universal input buffer as claimed in claim 1, wherein said first inputs of said first and second differential buffers are positive inputs and said second inputs of said first and second differential buffers are negative inputs.

3. A universal input buffer as claimed in claim 1 or 2, further comprising a pair of single-ended input lines coupled respectively to said first and second pins, said first and second single-input buffers providing respective outputs of the universal input buffer.
4. A universal input buffer as claimed in claim 1 or 2, further comprising a pair of differential input lines terminated in a termination resistance coupled between said differential input lines, a first said differential input line being coupled to the first input pin, and a second said differential input line being coupled to the second input pin, said multiplexer being configured to couple said second input pin to said second input of said first differential buffer, an output of said first differential buffer providing an output of the universal input buffer.

5. A universal input buffer as claimed in claim 1 or 2, further comprising first and second pairs of differential input lines terminated in respective termination resistances, said first pair of differential input lines being coupled to the first input pin, and said second pair of differential input lines being coupled to the second input pin, said multiplexer being configured to apply to said second input of said first differential buffer a common mode voltage of said first pair of differential input lines and to apply to said second input of said second differential buffer a common mode voltage of said second pair of differential input lines.

6. A universal input buffer as claimed in claim 5, wherein the common mode voltages applied respectively to the second inputs of the first and second buffers are internally generated to match the common mode voltages of the first and second pairs of differential input lines.

7. A universal input buffer as claimed in claim 5, further comprising a programmable digital to analog converter generating said common mode voltages.
8. A universal input buffer as claimed in claim 5, wherein said termination resistances comprises pair of series-connected resistances in a voltage divider configuration to provide said common mode voltages.

9. A universal input buffer as claimed in claim 5, wherein said pairs of differential input lines are terminated in a Thevenin configuration, wherein a first input line of said first differential pair is connected to a junction point of a first pair of series-connected resistances arranged between a supply voltage and ground, and a second input line of each differential pair is connected to a junction point of a said pair of series-connected resistances arranged between a supply voltage and ground.

10. A method of receiving a signal in an integrated circuit in a universal input buffer comprising first and second input pins; a multiplexer with first and second inputs and an output, the first input of the multiplexer being coupled to the first input pin and the second input of the multiplexer being for receiving a common mode voltage of a differential signal applied to said first pin, said multiplexer being responsive to a selection signal to select either of said first and second inputs of said multiplexer; first and second single-input buffers, having an inputs coupled respectively to said first and second input pins; and first and second differential input buffers, each of said first and second differential input buffers having first and second inputs, the first input of the first differential buffer being coupled to the first input pin, the first input of the second differential buffer being coupled to the second input pin, the second input of the first differential buffer being coupled to the output of the multiplexer, and the second input of the second differential buffer being for receiving a common mode voltage of a differential signal applied to said second pin, the method comprising:
coupling an input arrangement to said respective first and second input pins, said input arrangement being selected from the group consisting of: a pair of single-ended input lines; a pair of differential input lines terminated in a termination resistor coupled between said differential input lines; and pairs of differential input lines, each pair of differential input lines being terminated in a termination resistance and being coupled respectively to said first and second input pins; and

selecting an output of said universal input buffer depending on the input arrangement.

11. A method as claimed in claim 10, wherein said input arrangement is said pair of single-ended input lines coupled respectively to said first and second pins, and said first and second single-input buffers provide respective outputs of said universal input buffer.

12. A method as claimed in claim 10, wherein said input arrangement is said pair of differential input lines, the method comprising:

selecting the first input of said multiplexer to couple said second input pin to said second input of said first differential buffer; and

selecting an output of said first differential buffer as an output of said universal input buffer.

13. A method as claimed in claim 10, wherein said input arrangement is said pairs of differential input lines, the method comprising:

selecting the second input of said multiplexer to couple to apply a common mode voltage of a first said pair of differential input lines to said second input of said first differential buffer;

applying a common mode voltage of said second pair of differential input lines to
g said second common line to the second input of said second differential buffer; and

selecting respective outputs of said first and second differential buffers as outputs of said universal input buffer.

14. A method as claimed in claim 13, wherein the common mode voltages applied to the second inputs of said first and second differential buffers are internally generated to match common mode voltages of said pairs of differential input lines.

15. A method as claimed in claim 13, wherein the common mode voltages applied to the second inputs of said first and second differential buffers are generated by a programmable digital-to-analog converter to match common mode voltages of said pairs of differential input lines.

16. A method as claimed in claim 13, wherein the termination resistances are in the form of voltage dividers directly generating said common mode voltages that are coupled to the second inputs of said first and second differential buffers.
**FIG. 1a**  
A) SINGLE ENDED LVCMOS INPUT BUFFER

**FIG. 1b**  
B) DIFFERENTIAL INPUT BUFFER

**FIG. 1c**  
C) TWO SINGLE ENDED LVCMOS OR ONE DIFFERENTIAL INPUT BUFFER

**FIG. 2**
FIG. 6
INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER
   IPC: H03K 19/0175 (2006.01), H03K 19/177 (2006.01), H03K5/13 (2014.01)

   According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

   Minimum documentation searched (classification system followed by classification symbols)
   H03K 19/0175 (2006.01), H03K 19/177 (2006.01), H03K5/13 (2014.01)

   Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

   Electronic database(s) consulted during the international search (name of database(s) and, where practicable, search terms used)
   Questel KW: input, universal, buffer, mux, multiplexer, pin, differential, common, mode, voltage and rail-to-rail

C. DOCUMENTS CONSIDERED TO BE RELEVANT

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US 8400186 B1 (Wang et al.) 19 March 2013 (13-03-2013)</td>
<td>1-16</td>
</tr>
<tr>
<td>A</td>
<td>US 2014/0079079 A1 (Mora Puchalt et al) 20 March 2014 (20-03-2014)</td>
<td>1-16</td>
</tr>
<tr>
<td>A</td>
<td>US 6700403 B1 (Dillon) 2 March 2004 (02-03-2004)</td>
<td>1-16</td>
</tr>
<tr>
<td>A</td>
<td>US 7855577 B1 (Teng et al.) 21 December 2010 (21-12-2010)</td>
<td>1-16</td>
</tr>
</tbody>
</table>

Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents:
  "A" document defining the general state of the art which is not considered to be of particular relevance
  "E" earlier application or patent but published on or after the international filing date
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
  "O" document referring to an oral disclosure, use, exhibition or other means
  "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"&" document member of the same patent family

Date of the actual completion of the international search
27 May 2016 (27-05-2016)

Date of mailing of the international search report
01 June 2016 (01-06-2016)

Name and mailing address of the ISA/CA
Canadian Intellectual Property Office
Place du Portage 1, C114 - 1st Floor, Box PCT 50 Victoria Street
Gatineau, Quebec K1A 0C9
Facsimile No.: 819-953-2476

Authorized officer
Nenad Jevtic (819) 639-3759

Form PCT/ISA/210 (second sheet) (January 2015)
<table>
<thead>
<tr>
<th>Patent Document</th>
<th>Publication Date</th>
<th>Patent Family Member(s)</th>
<th>Publication Date</th>
</tr>
</thead>
<tbody>
<tr>
<td>US8400186B1</td>
<td>19 March 2013 (19-03-2013)</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>US6700403B1</td>
<td>02 March 2004 (02-03-2004)</td>
<td>None</td>
<td></td>
</tr>
<tr>
<td>US7855577B1</td>
<td>21 December 2010 (21-12-2010)</td>
<td>None</td>
<td></td>
</tr>
</tbody>
</table>