A process for forming a diffusion barrier on exposed silicon and polysilicon contacts (13, 15, 21) of an integrated circuit (10) including the step of chemically vapor depositing a layer of tungsten (25) in a self-aligned manner on the exposed contact areas (13, 15, 21). The layer of tungsten (25) is plasma nitridated to form a tungsten nitride layer (25a) and to partially form a tungsten silicide layer (25b) adjacent the contact areas. The formation of the tungsten silicide layer (25b) is completed by thermal annealing.
<table>
<thead>
<tr>
<th>Code</th>
<th>Country</th>
<th>Code</th>
<th>Country</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT</td>
<td>Austria</td>
<td>FI</td>
<td>Finland</td>
</tr>
<tr>
<td>AU</td>
<td>Australia</td>
<td>FR</td>
<td>France</td>
</tr>
<tr>
<td>BB</td>
<td>Barbados</td>
<td>GA</td>
<td>Gabon</td>
</tr>
<tr>
<td>BE</td>
<td>Belgium</td>
<td>GB</td>
<td>United Kingdom</td>
</tr>
<tr>
<td>BF</td>
<td>Burkina Faso</td>
<td>HU</td>
<td>Hungary</td>
</tr>
<tr>
<td>BG</td>
<td>Bulgaria</td>
<td>IT</td>
<td>Italy</td>
</tr>
<tr>
<td>BJ</td>
<td>Benin</td>
<td>JP</td>
<td>Japan</td>
</tr>
<tr>
<td>BR</td>
<td>Brazil</td>
<td>KP</td>
<td>Democratic People's Republic of Korea</td>
</tr>
<tr>
<td>CF</td>
<td>Central African Republic</td>
<td>KR</td>
<td>Republic of Korea</td>
</tr>
<tr>
<td>CG</td>
<td>Congo</td>
<td>LI</td>
<td>Liechtenstein</td>
</tr>
<tr>
<td>CH</td>
<td>Switzerland</td>
<td>LK</td>
<td>Sri Lanka</td>
</tr>
<tr>
<td>CM</td>
<td>Cameroon</td>
<td>LU</td>
<td>Luxembourg</td>
</tr>
<tr>
<td>DE</td>
<td>Germany, Federal Republic of</td>
<td>MC</td>
<td>Monaco</td>
</tr>
<tr>
<td>DK</td>
<td>Denmark</td>
<td>MG</td>
<td>Madagascar</td>
</tr>
<tr>
<td>ES</td>
<td>Spain</td>
<td>ML</td>
<td>Mali</td>
</tr>
<tr>
<td>MR</td>
<td>Mauritania</td>
<td>MW</td>
<td>Malawi</td>
</tr>
<tr>
<td>NL</td>
<td>Netherlands</td>
<td>NO</td>
<td>Norway</td>
</tr>
<tr>
<td>RO</td>
<td>Romania</td>
<td>SD</td>
<td>Sudan</td>
</tr>
<tr>
<td>SE</td>
<td>Sweden</td>
<td>SN</td>
<td>Senegal</td>
</tr>
<tr>
<td>SU</td>
<td>Soviet Union</td>
<td>TD</td>
<td>Chad</td>
</tr>
<tr>
<td>TG</td>
<td>Togo</td>
<td>US</td>
<td>United States of America</td>
</tr>
</tbody>
</table>
PLASMA-NITRIDATED SELF-ALIGNED TUNGSTEN
SYSTEM FOR VLSI INTERCONNECTIONS

BACKGROUND OF THE INVENTION

The disclosed invention generally relates to integrated circuit processing of silicon contacts, and is more particularly directed to a process for forming a multilayer, low resistance diffusion barrier on silicon contacts which requires only one annealing procedure and can be achieved in a chemical vapor deposition reactor without potentially contaminating and time consuming removal therefrom.

The integrated circuit processing industry has recognized the advantages of forming diffusion barriers of low resistivity on silicon contacts. This permits shallower diffusions, and further allows lowering of the sheet resistance of polysilicon gates. Further, aluminum spiking, the diffusion of the aluminum contact into the silicon under high current and/or high temperature conditions, is also prevented or significantly reduced.

Known techniques for forming diffusion barriers on silicon contacts include techniques for forming a stacked titanium nitride/titanium silicide layer, as specifically shown in U.S. Patent 4,690,730, issued to Tang et al. on September 1, 1987, and assigned to Texas Instruments Incorporated.

While the techniques disclosed in U.S. Patent 4,690,730 achieve a diffusion barrier of low resistivity, important considerations include the following. The processing is not self-aligned, and moreover requires more
than one annealing step. Further, the process does not allow nitridation and silicidation to be achieved in the same reactor without removal of the wafer in process for other intermediate processing.

**SUMMARY OF THE INVENTION**

It would therefore be an advantage to provide a self-aligned process for forming a diffusion barrier on silicon contacts.

Another advantage would be to provide a self-aligned process for forming a diffusion barrier on silicon contacts which can be achieved in one reactor without removing the wafer therefrom.

The foregoing and other advantages and features are provided in the process of the invention for forming a diffusion barrier on exposed silicon and polysilicon contacts of an integrated circuit, said process including the steps of (a) chemically vapor depositing a layer of tungsten in a self-aligned manner on the exposed contact areas in a deposition reactor, (b) maintaining the wafer in the deposition reactor, and (c) transforming the deposited layer of tungsten to form tungsten nitride and tungsten silicide layers.

**BRIEF DESCRIPTION OF THE DRAWING**

The advantages and features of the disclosed invention will readily be appreciated by persons skilled in the art from the following detailed description when read in conjunction with the drawing wherein:

FIGS. 1A through 1C are schematic partial sectional views which are helpful in illustrating the process of the invention.

FIG. 2 is a process flow diagram illustrating a typical process for carrying out the invention.
DETAILED DESCRIPTION

In the following detailed description and in the several figures of the drawing, like elements are identified with like reference numerals.

Referring now to FIG. 1A, shown therein is a portion of an integrated circuit wafer 10 which is undergoing processing, and which includes a silicon substrate 10 having source and drain regions 13, 15 formed therein. Field oxide regions 17 separate the source and drain regions 13, 15 from similar regions of other devices to be formed (not shown).

A gate oxide layer 19 is disposed on the top surface of the substrate 11 between the source and drain regions 13, 15, and a polysilicon gate 21 having smaller lateral dimensions is formed thereon. An oxide spacer 23 that is laterally coextensive with the gate oxide layer 19 surrounds the polysilicon gate 21.

The structure of the integrated circuit wafer 10 shown in FIG. 1A is made pursuant to known procedures, which can include growing gate oxide, depositing a blanket layer of polysilicon, masking and etching the polysilicon, depositing a low temperature oxide, etching the low temperature oxide to form the oxide spacer, implanting the source and drain regions, and annealing.

Referring to FIG. 1B, and also to FIG. 2 which illustrates a typical process for carrying out the invention, the integrated circuit wafer illustrated in FIG. 1A is cleaned, for example, in a hydrogen fluoride (HF) solution, and then placed in a cold wall, low pressure chemical vapor deposition reactor for the chemical vapor deposition of a tungsten layer 25 on the exposed surfaces of the source and drain regions 13, 15 and the polysilicon gate 21. Specifically, tungsten is chemically vapor deposited by introducing tungsten hexafluoride (WF₆) gas,
silane \((\text{SiH}_4)\), and hydrogen \((\text{H}_2)\) under the following conditions:

\[
\begin{align*}
\text{WF}_6 &: \text{ 25 sccm} \\
\text{SiH}_4 &: \text{ 6 sccm} \\
\text{H}_2 &: \text{ 100 sccm} \\
\text{Pressure} &: \text{ 200-500 mTorr} \\
\text{Temp} &: \text{ 250-350°C} \\
\text{Time} &: \text{ 20-60 sec.}
\end{align*}
\]

where sccm represents Standard Cubic Centimeter per Minute.

The amount of time utilized will depend on the desired thickness, and a processing time of about 20 seconds with the foregoing parameters provides a thickness of approximately 500 Angstroms.

The foregoing chemical vapor deposition of tungsten is self-aligned and does not require masking since tungsten selectively deposits on silicon and polysilicon, but not on oxide. Substantially no silicon is reduced in the vertical direction (called silicon consumption) or in the lateral direction (called lateral encroachment), which is believed to be the result of utilizing silane in the vapor deposition process.

Referring now to FIG. 1C, the deposited tungsten layer 25 is transformed into stacked tungsten nitride and tungsten silicide layers 25a, 25b in the same reactor utilized for the chemical vapor deposition of the tungsten layer 25.

Referring further to FIG. 2, after the requisite tungsten deposition time has elapsed, the flow of gases into the reactor chamber is stopped, and concurrently (1) the reactor chamber is evacuated and (2) the radiant heater is controlled to increase the chamber temperature, as indicated by the lowermost curve of FIG. 2. When the reactor pressure reaches about 20 mTorr, which for example
might be about 10 seconds after the start of evacuation, nitrogen (N\textsubscript{2}) is introduced at a rate of about 50-100 sccm, while the radiant heater continues to increase the temperature. At about 20 seconds after the start of evacuation, at a chamber pressure of about 200 mTorr and a temperature of about 675°C, RF power at about 25-200 watts is provided to subject the wafer 10 to plasma for nitridation. The elevated temperature at or above about 675°C also causes the formation of tungsten silicide for the tungsten silicide layer 25b. The plasma is generated for about 1-3 minutes, during which the temperature is maintained at about 750°C. After the RF power is turned off, the temperature is maintained at about 750°C for an additional annealing time period, which continues and completes the formation of the tungsten silicide layer 25b.

The additional annealing time period will depend on the thickness of the tungsten layer 25, as well as the temperature utilized. A thicker tungsten layer requires more time, as does the use of a lower temperature. Typically, the time period from the start of the plasma nitridation to the end of the annealing process will be in the range of 1-5 minutes.

Alternatively, the continued annealing after plasma nitridation can be achieved in a rapid thermal annealing apparatus which is capable of rapidly increasing the operating temperature. For example, annealing can be achieved with a time of about 30 seconds, including the time for increasing the temperature to about 1000-1200°C.

As a further alternative, the integrated circuit wafer 10 can be removed from the reactor after plasma nitridation, and then placed in a furnace for about 30 minutes, including time for increasing the temperature to about 900°C, to complete the formation of the tungsten silicide layer 25b. The longer time period is required
since the time necessary to increase the temperature in a furnace is typically longer than that of a reactor or a rapid thermal anneal apparatus.

It should be noted that prior to introduction of the nitrogen gas for nitridation, the reactor chamber could be backfill flushed with argon, but such additional step would increase processing time. Also, the time required for plasma nitridation depends on the desired thickness of the tungsten nitride layer. However, this thickness will not exceed about 500 Angstroms even if the plasma is generated for more than five minutes.

The resulting tungsten nitride layer 25a provides good compatibility with aluminum metallization for reduced resistivity, and provides a good barrier against aluminum spiking and silicon diffusion. The tungsten nitride layer further functions as a barrier to prevent the oxidation of the tungsten disilicide and any remaining tungsten during any subsequent annealing processes.

The tungsten silicide layer 25b provides low contact resistivity, and further provides a stable interface with silicon since with the foregoing process the tungsten silicide formed averages WSi$_{2.3}$ when fully annealed.

The foregoing has been a disclosure of a self-aligned process for forming a diffusion barrier on silicon and polysilicon contacts, and such process is advantageously realized in a chemical vapor deposition reactor without removing the integrated circuit wafer in process from such reactor. The disclosed process efficiently avoids the complexities of known techniques and provides for a diffusion barrier having good conductive and barrier characteristics.

Although the foregoing has been a description and illustration of specific embodiments of the invention, various modifications and changes thereto can be made by
persons skilled in the art without departing from the
scope of the invention as defined by the following claims.
CLAIMS

What is claimed is:

1. A process for forming a diffusion barrier on exposed silicon and polysilicon contacts of an integrated circuit wafer, the process comprising the steps of:
   depositing a layer of tungsten on the exposed contact areas; and
   transforming the deposited layer of tungsten to form stacked, laterally co-extensive tungsten nitride and tungsten silicide layers.

2. The process of Claim 1 wherein the step of depositing a layer of tungsten includes the step of chemically vapor depositing tungsten.

3. The process of Claim 2 wherein the step of chemically vapor depositing tungsten includes the step of applying a gas mixture including silane, hydrogen, and tungsten hexafluoride.

4. The process of Claim 3 wherein the step of chemically vapor depositing tungsten is performed at a temperature between 250°C and 450°C.

5. The process of Claim 1 wherein the step of transforming includes the steps of:
   nitridating the layer of tungsten; and
   heat treating the nitridated layer of tungsten.

6. The process of Claim 5 wherein the step of nitridation includes the step of plasma nitridation.
7. The process of Claim 5 wherein the step of heat treating includes the step of heating above 600°C.

8. A process for forming a diffusion barrier on exposed silicon and polysilicon contacts of an integrated circuit, the process comprising the steps:
   chemically vapor depositing a layer of tungsten in a self-aligned manner on the exposed contact areas in a deposition reactor;
   maintaining the wafer in the deposition reactor; and
   transforming the deposited layer of tungsten to form stacked, laterally co-extensive tungsten nitride and tungsten silicide layers.

9. The process of Claim 8 wherein the step of chemically vapor depositing tungsten includes the step of applying a gas mixture including silane, hydrogen, and tungsten hexafluoride.

10. The process of Claim 9 wherein the step of chemically vapor depositing tungsten is performed at a temperature between 250°C and 450°C.

11. The process of Claim 8 wherein the step of transforming includes the steps of:
   nitridating the layer of tungsten; and
   heat treating the nitridated layer of tungsten.

12. The process of Claim 11 wherein the step of nitridation includes the step of plasma nitridation.

13. The process of Claim 11 wherein the step of heat treating includes the step of heating above 600°C.
FIG. 2

- TO PUMP FOR STABILIZATION
- TO REACTOR

Gas Stabilization CVD
WS2 FORMATION
PLASMA NITRIDATION

200-500 mTorr
25-200W
50-100 SCCM
1-5 MINUTES

P(MT) RF(W)

N2 H2 WF6 SiH4

T(°C) 25°C 250°C 750°C 675°C

TIME (SECONDS) 0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 160 170 180
### INTERNATIONAL SEARCH REPORT

**International Application No.** PCT/US 89/01068

**I. CLASSIFICATION OF SUBJECT MATTER** (if several classification symbols apply, indicate all)*

According to International Patent Classification (IPC) or to both National Classification and IPC

**IPC**: H 01 L 21/285, H 01 L 21/60

**II. FIELDS SEARCHED**

<table>
<thead>
<tr>
<th>Classification System</th>
<th>Classification Symbols</th>
</tr>
</thead>
<tbody>
<tr>
<td>IPC</td>
<td>H 01 L</td>
</tr>
</tbody>
</table>

**III. DOCUMENTS CONSIDERED TO BE RELEVANT**

<table>
<thead>
<tr>
<th>Category</th>
<th>Citation of Document, with indication, where appropriate, of the relevant passages</th>
<th>Relevant to Claim No.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>US, A, 4657628 (HOLLOWAY et al.) 14 April 1987, see claim 1; column 22, lines 24-34</td>
<td>1</td>
</tr>
<tr>
<td>A</td>
<td>EP, A, 0262719 (PHILIPS GLOELAMPEN-FABRIEKEN) 6 April 1988, see column 3, lines 6-37</td>
<td>3</td>
</tr>
</tbody>
</table>

* Special categories of cited documents:  
  "A" document defining the general state of the art which is not considered to be of particular relevance  
  "E" earlier document but published on or after the international filing date  
  "L" document which may throw doubts on priority claim(s) or which is cited to establish the pubication date of another citation or other special reason (as specified)  
  "O" document referring to an oral disclosure, use, exhibition or other means  
  "P" document published prior to the international filing date but later than the priority date claimed  
  "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  
  "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step  
  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  
  "Z" document member of the same patent family  

**IV. CERTIFICATION**

- **Date of the Actual Completion of the International Search:** 23rd October 1989
- **Date of Mailing of this International Search Report:** 17 NOV 1989

**International Searching Authority:** EUROPEAN PATENT OFFICE  

**Signature of Authorized Officer:** T.K. WILLIS

Form PCT/ISA/210 (second sheet) (January 1985)
ANNEX TO THE INTERNATIONAL SEARCH REPORT
ON INTERNATIONAL PATENT APPLICATION NO. US 8901068
SA 29521

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 14/11/89. The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

<table>
<thead>
<tr>
<th>Patent document cited in search report</th>
<th>Publication date</th>
<th>Patent family member(s)</th>
<th>Publication date</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>US-A- 4690730</td>
<td>01-09-87</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US-A- 4676866</td>
<td>30-06-87</td>
</tr>
<tr>
<td></td>
<td></td>
<td>US-A- 4811076</td>
<td>07-03-89</td>
</tr>
</tbody>
</table>

For more details about this annex: see Official Journal of the European Patent Office, No. 12/82