A POWER FREQUENCY ADJUSTABLE UART DEVICE
LEISTUNGSFREQUENZVERSTELLBARES UART-GERÄT
DISPOSITIF UART A FREQUENCE DE REGIME REGLABLE

Described herein is a device comprising an adjustable interface for high-speed data communication between two microcontroller systems. The frequency and phase of the serial clock can be adjusted. A sequential window provided for initialization makes the device compatible with a variety of microcontroller systems. The device further provides for control and initialization through an integral UART interface of the microcontroller system. It is characterized by a simple and reliable design with a high level of integration and performance. The device is particularly suitable for use in the automotive industry, providing for adjustable data transmission between controllers in a vehicle's electronic control systems.
Description

[0001] The present device relates generally to data communications circuits and, in particular, to a universal asynchronous receiver/transmitter (UART), which is operable in power reduced mode for use with various CPUs and peripherals.

[0002] An arrangement as defined by the preamble of claim 1 is disclosed in US patent no. 5832207.

[0003] Most digital circuits process data in parallel to provide more efficient processing. Many digital devices also use a serial port for bringing data to and from the device from a remote site, often coupled to a relay station via a telephone or LAN line. The universal asynchronous receiver/transmitter (UART) is such a digital device that performs parallel-to-serial conversion of digital data. A UART communicates between parallel and serial forms by converting received data between parallel I/O devices, such as a local CPU, and serial I/O devices, such as POTS modems or other transmission lines. Most traditional UART devices can be programmed to operate at a selected baud rate, and the newer generation UARTs handle the communication more efficiently, to a great extent due to larger FIFO depths and improved flow control (fewer retries required and waits for the internal FIFO to fill or empty).

[0004] UART devices typically have a timing circuit driven by a clock signal provided by an external circuit. The timing circuit is used to set the baud rate of the serial communications port and is also the timing source for the internal logic of the UART device. The baud rate is typically selected based on requirements for communicating through the serial port to the serial I/O device. The timing circuit can be implemented using a divide-by-N circuit to provide the clock frequency used to define the baud rate for the serial communications. In applications where performance and power demands change "on the fly," the clock frequency of the UART device is adjusted in real time. However, in some applications, adjusting the clock frequency in real time can result in a loss of data which can completely disrupt serial communications may be disrupted.

[0005] Various aspects of the present invention are directed to configuring a UART device to operate at a power-reduced mode while serial data communication continues at a constant rate. The present invention is exemplified in a number of implementations and applications, some of which are summarized below.

[0006] According to an example embodiment of the present invention, an arrangement of a plurality of integrated circuit devices includes a first integrated circuit device driven by a first clock signal at a first clock rate. The arrangement includes a parallel data bus coupled to communicate with the first integrated circuit device in response to the first clock signal. The arrangement also includes a universal asynchronous receiver/transmitter (UART) chip having a serial communication circuit adapted to communicate serial data at a second rate defined by a second clock signal. The UART chip also encompasses a parallel bus interface circuit responsive to the first clock signal and adapted to pass data between the parallel data bus and the serial communication circuit. The UART chip further includes a data-storage-register circuit adapted to output status data to the parallel data bus, the status data being indicative of at least one of the serial communication circuit and the parallel bus interface circuit. The arrangement of integrated circuit devices further includes a clock control circuit adapted to reduce the first clock rate in response to a clock control signal. By reducing the first clock rate, the UART chip is configured to operate in a power-reduced mode while the serial communication circuit continues to communicate serial data at the second rate.

[0007] More particular implementations of the present invention entail providing specific operating modes selected by the clock control circuit including, as examples, an ultra low power mode in which the parallel bus interface circuit is deactivated without changing the speed of serial data communication, and an enhanced performance mode in which the parallel bus interface operates at a high speed to increase processing of serial data.

[0008] The above summary is not intended to describe each illustrated embodiment or every implementation of the present invention. The figures and detailed description that follow more particularly exemplify these embodiments.

[0009] The invention may be more completely understood in consideration of the following detailed description of various embodiments of the invention in connection with the accompanying drawing, in which:

Fig. 1 is a block diagram of an arrangement of integrated circuit devices that includes a universal asynchronous receiver/transmitter (UART) chip, according to an example embodiment of the present invention; and

Fig. 2 is a diagram of one of the circuit blocks of Fig. 1, according to another example embodiment of the present invention.

[0010] While the invention is amenable to various modifications and alternative forms, specifics thereof have been shown by way of example in the drawing and will be described in detail. It should be understood, however, that the intention is not to limit the invention to the particular embodiments described. On the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within and scope of the invention as defined by the appended claims.

[0011] The present invention is generally directed to an arrangement of integrated circuits that includes a UART device that is reconfigurable to operate in a power-reduced mode while the clock frequency of serial data communication remains constant. While the present invention is not necessarily limited to such devices, an appreciation of various aspects of the invention is best
gained through a discussion of various examples in such an application.

[0012] According to an example embodiment of the present invention, an arrangement of integrated circuit devices includes a UART chip that is selectively configurable to operate in various power-reduced or performance-enhanced modes. Each such operating mode provides different benefits that do not require stopping or changing the rate of serial data communication. In a particular example, the UART circuitry includes two clock inputs, with the first clock input driving the parallel bus interface circuitry of the UART and the second clock input driving the serial communications circuitry. While the clock control circuit controls both the first and second clock rates, the clock control circuit is adapted to alter the first clock rate without affecting the second clock rate. In response to a clock control signal, the clock control circuit reduces the first clock rate to provide the power-reduced UART mode or increases the first clock rate to provide the performance-enhanced UART mode.

[0013] The clock control circuit can, in addition or alternately, reduce the first clock rate to zero or asynchronously change the state of the first clock rate with respect to the second clock rate. In one more particular embodiment, the data-storage-register circuit of the UART indicates the flow condition for data passing between the parallel data bus and the serial communication circuit. The flow conditions of the UART can include: whether the FIFO registers of the serial communication circuit are full or empty, whether the registers have reached an upper or lower threshold level, or whether an error has occurred, due to, for example, the FIFO overflowing or invalid data being drawn from the FIFO.

[0014] Referring now to the figures, Fig. 1 is a block diagram of an arrangement 10 of integrated circuit devices that includes a UART device that is configured according to an example embodiment of the present invention. In this example embodiment, arrangement 10 is configured to process serial data passing through a UART chip 20 at a second clock rate versus a first clock rate of a CPU 40. In this particular example, arrangement 10 is configured to vary the first clock rate asynchronous to the second clock rate, thus not affecting the data rate of serial data 14 coming from a modem 12. CPU 40 is configured to include a memory management unit (not shown) that provides the address, data and control signals for communicating with UART chip 20 via a parallel data bus 30. CPU 40 is responsive to a clock signal from a clock circuit 50 and provides the first clock signal at the first clock rate via a clock control circuit 60. Clock circuit 50 is the primary timing source for arrangement 10 and also provides UART chip 20 with a second clock signal at the second clock rate.

[0015] In this example embodiment, clock control circuit 60 utilizes the clock signal from clock circuit 50 and generates the first clock signal going to CPU 40 and to UART chip 20. The first clock signal originating from clock control circuit 60 is at timing level (TL) 1 or the first clock rate, which may be the same as the timing level (TL) 2 or the second clock rate of the second clock signal. In configuring arrangement 10 such that UART chip 20 operates in the power-reduced UART mode, the first clock rate is reduced to lessen TL1 to a rate that is less than TL2. Clock control circuit 60 processes the clock signal from clock circuit 50 through a divide-by-N circuit 62 and feeds the signal to a multiplexer 64. Multiplexer 64 receives a control clock signal from CPU 40 indicating that a new clock rate (e.g., TL1') is to be selected and TL1' now becomes the new timing level for the CPU and a portion of the UART. The changed state of the first clock rate is made asynchronous to the second clock rate with the second clock rate remaining unchanged.

[0016] In a related embodiment, implementing the ultra low power UART mode involves significantly reducing or deactivating (TL = 0) the first clock signal. TL1 is reduced to zero by multiplexer 64 in selecting a signal in response to the clock control signal received from CPU 40. In this example, CPU 40 converts to a sleep mode for a predetermined time period, but serial data 12 would continue to operate at the second clock rate (TL2). In another example embodiment, arrangement 10 operates in an enhanced-performance mode by increasing TL1 with respect to TL2. In this example, multiplexer 64 receives a control signal instruction from CPU 40 to select a higher clock rate from divide-by-N circuit 62 such that TL1 is greater than TL2. In this example, CPU 40 and a portion of UART chip 20 now operate at the new timing level to process data faster than at the previous level, while the rate of serial data streaming into UART chip 20 remain unchanged.

[0017] In another related embodiment, a data storage register circuit disposed in UART chip 20 is utilized to indicate the flow condition for data passing between bus 30 and a serial communication circuit receiving the data when TL1 is changed. The flow conditions of the UART include whether the FIFO registers of the serial communication circuit are full or empty, have reached an upper or lower threshold level or whether an error has occurred due, for example, to the FIFO overflowing or invalid data being drawn from the FIFO.

[0018] In one example embodiment, arrangement 10 is formed into a single integrated chip. In a related embodiment, arrangement 10 is formed of discrete components. The operation of UART chip 20 with the configurable clock frequency CLK 1 as a clock input is discussed in further detail in connection with Fig. 2.

[0019] Referring now to Fig. 2, circuit arrangement 100 illustrates an expanded implementation of UART chip 20 as per Fig. 1. UART chip 20 encompasses a parallel bus interface circuit 101 having a bus buffer 102, an operation control circuit 104 and an interrupt control circuit 106. Bus buffer 102 is responsive to operation control circuit 104 and allows read and write operations to occur between CPU 40 and UART chip 20. Operation control circuit 104 receives operation commands from the CPU and generates signals to internal sections of the UART to control UART operation. Interrupt control circuit 106 pro-
vides an interrupt upon an occurrence of a specific event, such as one of the previously-discussed, flow-control conditions.

[0020] In this example embodiment, UART chip 20 also includes a clock circuit 108, an input port 110, an output port 112, a serial communication circuit 114, a data storage register circuit 116 and an internal data bus 118. Clock circuit 108 is the timing source within the UART and typically includes a crystal oscillator, a baud rate generator and a set of clock selectors. In this example embodiment, clock circuit 108 has two clock inputs CLK1 and CLK2, with the CLK2 signal provided by clock circuit 50 and the CLK1 signal provided by the output of clock control circuit 60. Input and output ports 110 and 112, respectively, are general-purpose input and output ports that can be enabled by various registers, as well as other communicative blocks coupled to the internal data bus 118.

[0021] In this example embodiment, serial communication circuit 114 receives serial data 14 from modem 12 at the second clock rate (TL2) and converts the serial data into a parallel format that is processed by CPU 40. Serial data communication generally operates at a selected clock rate (i.e., operating frequency) that is independent from the baud rate generator or any counter/timers. The data-storage-register circuit 116 functions at a clock rate that is independent of serial communication circuit 114 and indicates the operating state of at least one serial communication circuit 114 and parallel bus interface circuit 101.

[0022] In this example embodiment, clock circuit 108 clocks bus interface circuit 101, ports 110 and 112 and data storage register circuit 116 at clock rate TL1 from CLK1 and clocks serial communication circuit 114 at clock rate TL2 from CLK2. In response to the first clock signal at CLK1, bus interface circuit 101 passes data between parallel bus 30 and serial communication circuit 114 via internal data bus 118. Concurrently, data-storage-register circuit 116 communicates status information to parallel data bus 30, indicating the operating state of at least one of the serial communication and bus interface circuits. By using register circuit 116, CPU 40 receives regular updates on the data flow between the serial communication circuit and the bus interface circuit. Register circuit 116 indicates overflow or underflow conditions. Depending on the flow conditions, CPU 40 can reduce or increase clocking rate TL1 "on the fly" to improve data flow or to prevent data loss. Irrespective of the changes in clock rate TL1 of CLK 1, the serial data rate remains constant because the clocking rate of TL2 at serial communication circuit 114 remains constant.

[0023] In an example embodiment, serial communication circuit 114 of UART chip 20 includes a first-in-first-out (FIFO) buffer adapted to store data passing between serial communication circuit 114 and bus interface circuit 101. In this example, data-storage-register circuit 116 provides the CPU data indicative of at least one flow condition for data passing through the FIFO. With such an arrangement, the CPU can use the flow condition data to make real time adjustments to the TL1 clocking rate (e.g., to avoid loss of serial data).

[0024] In another related embodiment, the first clock rate is reduced by CPU 40 to generate a third clock rate that is at least ten percent slower than the first clock rate. All of the UART components initially driven at the first clock rate are now driven at the third clock rate, effectively reducing the power consumption of the UART. In yet another related embodiment, the UART is configurable into an ultra-low-power operating mode by reducing the first clock rate to zero. This is advantageous because power is conserved in situations in which serial data traffic is slow, intermittent or has stopped altogether. In yet another embodiment, the UART is configurable to enhance data processing performance of the CPU by increasing the first clock rate to a rate that is higher than the second clock rate. This can be advantageous, for example to overcome an overflow condition caused by a loss of data because the CPU is not properly processing the serial data.

[0025] Any of the above embodiments can be implemented by modifying commercially-available UART devices to include the above-described operation. For further details on such commercially-available components and their modes of operation, reference may be made to Product Specifications, No. 853-1585-23061 (1/31/00) and No. 853-1078-19971 (9/4/98), for UART part numbers SCC2691AC1A28 and SC26C92A1A UART part numbers; each being commercially available from Philips Semiconductor.

[0026] Accordingly, the present invention achieves UART clock control without first terminating all serial communication with the digital device. While the present invention has been described with reference to several particular example embodiments, those skilled in the art will recognize that many changes may be made thereto without departing from the scope of the present invention, which is set forth in the following claims.

Claims

1. An arrangement (10) of a plurality of integrated circuit devices including a first integrated circuit device driven by a first clock signal at a first clock rate (TL1), the arrangement comprising:

- a parallel data bus (30) coupled to communicate with the first integrated circuit device (40) in response to the first clock signal;
- a universal asynchronous receiver/transmitter chip (20) including a serial communication circuit adapted to communicate serial data at a second rate (TL2) defined by a second clock signal, a parallel bus interface circuit responsive to the first clock signal and adapted to pass data between the parallel data bus (30) and the serial
communication circuit, and a data-storage-register circuit adapted to output status data to the parallel data bus (30), the status data indicative of states of at least one of the serial communication circuit and the parallel bus interface circuit; characterized in that a clock control circuit (60) is provided to reduce the first clock rate (TL1) in response to a clock control signal and therein provide a power-reduced UART mode in which the serial communication circuit is adapted to continue communication of serial data at the second rate (TL2).

2. The arrangement of claim 1, wherein the clock control circuit (50) is arranged to operate under control of a clock control signal from the first integrated circuit device (40).

3. The arrangement of claim 1, wherein the clock control circuit (50) is further adapted to reduce the first clock rate to zero.

4. The arrangement of claim 1, wherein the clock control circuit (50) is further adapted to reduce the first clock rate (TL1) to a third clock rate that is at least ten percent slower than the first clock rate (TL1).

5. The arrangement of claim 1, wherein the second clock rate (TL2) is derived from the first clock rate (TL1).

6. The arrangement of claim 1, wherein the first clock rate (TL1) and the second clock rate (TL2) change states asynchronously.

7. The arrangement of claim 1, wherein the second clock rate (TL2) is set to define serial communication with another of the plurality of integrated circuit devices.

8. The arrangement of claim 1, wherein the universal asynchronous receiver/transmitter chip (20) further includes a first-in-first-out buffer adapted to store data passing between the serial communication circuit and the parallel bus interface circuit.

9. The arrangement of claim 1, wherein the universal asynchronous receiver/transmitter chip (20) further includes a data storage register circuit (116).

10. The arrangement of claim 9, wherein the data-storage-register circuit is further adapted to provide data indicative of at least one flow condition for data passing between the parallel data bus and the serial communication circuit.

11. The arrangement of claim 10, wherein said at least one flow condition include an overflow condition and an underflow condition.

12. The arrangement of claim 11, wherein the universal asynchronous receiver/transmitter chip further includes a first-in-first-out buffer adapted to store data passing between the serial communication circuit and the parallel bus interface circuit, and wherein the data-storage-register circuit is further adapted to provide data indicative of at least one flow condition for data passing through the first-in-first-out buffer.

Patentansprüche

1. Anordnung (10) mehrerer integrierter Schaltkreisgeräte, welche ein erstes integriertes Schaltkreisgerät umfassen, welches durch ein erstes Taktsignal mit einer ersten Taktrate (TL1) betrieben wird, die Anordnung umfassend:

   einen parallelen Daten-Bus (30), welcher zum Kommunizieren mit dem ersten integrierten Schaltkreisgerät (40) als Reaktion auf das erste Taktsignal angeschlossen ist;
   einen universellen asynchronen Empfänger/Sender-Chip (20), welcher eine serielle Kommunikationsschaltung, welche angepasst ist, um serielle Daten mit einer zweiten Rate (TL2) zu kommunizieren, welche durch ein zweites Taktsignal definiert ist, eine parallele Bus-Schnittstelle schaltung, welche auf das erste Taktsignal reagiert und angepasst ist, um Daten zwischen dem parallelen Daten-Bus (30) und der seriellen Kommunikationsschaltung weiterzugeben, und eine Datenspeich rungs-Registereinrichtung umfasst, welche angepasst ist, um Statusdaten an den parallelen Daten-Bus (30) auszugeben, wobei die Statusdaten Zustände von mindestens der seriellen Kommunikationsschaltung oder der parallelen Bus-Schnittstelle schaltung angeben; dadurch gekennzeichnet, dass

   eine Taktsteuerungsschaltung (60) bereitgestellt wird, um die erste Taktrate (TL1) als Reaktion auf ein Taktsteuerungssignal zu reduzieren und um darin einen UART-Modus mit reduzierter Leistung bereitzustellen, bei welchem die serielle Kommunikationsschaltung angepasst ist, um eine Kommunikation serieller Daten mit der zweiten Rate (TL2) fortzusetzen.

2. Anordnung nach Anspruch 1, wobei die Taktsteuerungsschaltung (50) eingerichtet ist, um unter der Steuerung eines Taktsteuerungssignals von dem ersten integrierten Schaltkreisgerät (40) zu arbeiten.

3. Anordnung nach Anspruch 1, wobei die Taktsteuerungsschaltung (50) weiterhin angepasst ist, um die
erste Taktrate auf null zu reduzieren.

4. Anordnung nach Anspruch 1, wobei die Taktsteuerungsschaltung (50) weiterhin angepasst ist, um die erste Taktrate (TL1) auf eine dritte Taktrate zu reduzieren, welche mindestens zehn Prozent langsamer ist als die erste Taktrate (TL1).

5. Anordnung nach Anspruch 1, wobei die zweite Taktrate (TL2) von der ersten Taktrate (TL1) abgeleitet ist.

6. Anordnung nach Anspruch 1, wobei die erste Taktrate (TL1) und die zweite Taktrate (TL2) Zustände asynchron verändern.

7. Anordnung nach Anspruch 1, wobei die zweite Taktrate (TL2) eingestellt ist, um eine serielle Kommunikation mit einem anderen der mehreren integrierten Schaltkreisgeräte zu definieren.

8. Anordnung nach Anspruch 1, wobei der universelle asynchrone Empfänger/Sender-Chip (20) weiterhin einen First-In-First-Out-Puffer umfasst, welcher angepasst ist, um Daten zu speichern, welche zwischen der seriellen Kommunikationsschaltung und der parallelen Bus-Schnittstellenschaltung passieren.

9. Anordnung nach Anspruch 1, wobei der universelle asynchrone Empfänger/Sender-Chip (20) ein Datenspeicherungs-Registerschaltung (116) umfasst.

10. Anordnung nach Anspruch 9, wobei die Datenspeicherungs-Registerschaltung weiterhin angepasst ist, um Daten bereitzustellen, welche mindestens einen Ablaufzustand für Daten angeben, welche zwischen dem parallelen Daten-Bus und der seriellen Kommunikationsschaltung passieren.

11. Anordnung nach Anspruch 10, wobei der mindestens eine Ablaufzustand einen Überlaufzustand und einen Unterlaufzustand umfasst.

12. Anordnung nach Anspruch 11, wobei der universelle asynchrone Empfänger/Sender-Chip, weiterhin einen First-In-First-Out-Puffer umfasst, welcher angepasst ist, um Daten zu speichern, welche zwischen der seriellen Kommunikationsschaltung und der parallelen Bus-Schnittstellenschaltung passieren, und wobei die Datenspeicherungs-Registerschaltung weiterhin angepasst ist, um Daten bereitzustellen, welche mindestens einen Ablaufzustand für Daten angeben, welche durch den First-In-First-Out-Puffer passieren.

Revendications

1. Agencement (10) d’une pluralité de dispositifs de circuit intégré comprenant un premier dispositif de circuit intégré commandé par un premier signal d’horloge à une première fréquence d’horloge (TL1), l’agencement comprenant :
   - un bus de données parallèle (30) relié de manière à communiquer avec le premier dispositif de circuit intégré (40) en réaction au premier signal d’horloge ;
   - une puce d’émetteur/récepteur asynchrone universel (20) comprenant un circuit de transmission série apte à communiquer des données série à une deuxième vitesse (TL2) définie par un deuxième signal d’horloge, un circuit d’interface de bus parallèle réagissant au premier signal d’horloge et apte à faire passer des données entre le bus de données parallèle (30) et le circuit de transmission série, et un circuit de registre de stockage de données apte à produire des données d’état pour le bus de données parallèle (30), les données d’état donnant une indication concernant les états d’au moins un des circuits de transmission série et du circuit d’interface de bus parallèle, et caractérisé en ce que un circuit de commande de synchronisation (60) est fourni afin de réduire la première fréquence d’horloge (TL1) en réaction à un signal de commande de synchronisation et de fournir de ce fait un mode UART de puissance réduite, dans lequel le circuit de transmission série est apte à poursuivre la transmission de données série à la deuxième fréquence (TL2).

2. Agencement suivant la revendication 1, dans lequel le circuit de commande de synchronisation (50) est apte à fonctionner sous le contrôle d’un signal de commande de synchronisation provenant du premier dispositif de circuit intégré (40).

3. Agencement suivant la revendication 1, dans lequel le circuit de commande de synchronisation (50) est en outre apte à réduire la première fréquence d’horloge à zéro.

4. Agencement suivant la revendication 1, dans lequel le circuit de commande de synchronisation (50) est en outre apte à réduire la première fréquence d’horloge (TL1) à une troisième fréquence d’horloge au mois dix pour cent plus lente que la première fréquence d’horloge (TL1).

5. Agencement suivant la revendication 1, dans lequel la deuxième fréquence d’horloge (TL2) est dérivée de la première fréquence d’horloge (TL1).
6. Agencement suivant la revendication 1, dans lequel la première fréquence d’horloge (TL1) et la deuxième fréquence d’horloge (TL2) changent d’état de manière asynchrone.

7. Agencement suivant la revendication 1, dans lequel la deuxième fréquence d’horloge (TL2) est réglée de manière à définir une transmission série avec un autre de la pluralité de dispositifs de circuit intégré.

8. Agencement suivant la revendication 1, dans lequel la puce d’émetteur/récepteur asynchrone universel (20) comprend en outre un tampon premier entré premier sorti apte à stocker des données passant entre le circuit de transmission série et le circuit d’interface de bus parallèle.

9. Agencement suivant la revendication 1, dans lequel la puce d’émetteur/récepteur asynchrone universel (20) comprend en outre un circuit de registre de stockage de données (116).

10. Agencement suivant la revendication 9, dans lequel le circuit de registre de stockage de données est en outre apte à fournir des données donnant une indication concernant au moins une condition de flux pour le passage de données entre le bus de données parallèle et le circuit de transmission série.

11. Agencement suivant la revendication 10, dans lequel ladite au moins une condition de flux comprend une condition de dépassement de capacité et une condition de sous-dépassement de capacité.

12. Agencement suivant la revendication 11, dans lequel la puce d’émetteur/récepteur asynchrone universel comprend en outre un tampon premier entré premier sorti apte à stocker des données passant entre le circuit de transmission série et le circuit d’interface de bus parallèle, et dans lequel le circuit de registre de stockage de données est en outre apte à fournir des données donnant une indication concernant au moins une condition de flux pour le passage de données dans le tampon premier entré premier sorti.