EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention of the grant of the patent:
15.12.2010 Bulletin 2010/50

(21) Application number: 00930416.3

(22) Date of filing: 04.05.2000

(54) TECHNIQUES FOR ETCHING A LOW CAPACITANCE DIELECTRIC LAYER

VERFAHREN ZUR ÄTZUNG EINER SCHICH'T MIT NIEDRIGER DIELEKTRIZITÄTSKONSTANTE

TECHNIQUES PERMETTANT DE GRAVER UNE COUCHE DIELECTRIQUE A FAIBLE CAPACITÉ

(84) Designated Contracting States:
DE ES FR GB IE IT

(30) Priority:
05.05.1999 US 132645 P
30.06.1999 US 347582

(43) Date of publication of application:
13.03.2002 Bulletin 2002/11

(73) Proprietor: LAM RESEARCH CORPORATION
Fremont, CA 94538-6516 (US)

(72) Inventors:
• MOREY, Ian, J.
  San Jose, CA 95110 (US)
• ELLINGBOE, Susan
  Lucan, Co. Dublin (IE)
• FLANNER, Janet, M.
  Union City, CA 94587 (US)
• JANOWIAK, Christine, M.
  Fremont, CA 94536 (US)
• LANG, John
  Kansas 67204 (US)

(74) Representative: Browne, Robin Forsythe et al
Hepworth Browne
Pearl Chambers
22 East Parade
Leeds
LS1 5BY (GB)

(56) References cited:
• PATENT ABSTRACTS OF JAPAN vol. 013, no. 268 (E-775), 20 June 1989 (1989-06-20) -& JP 01
  059820 A (TOKUDA SEISAKUSHO LTD), 7 March 1989 (1989-03-07)

Note: Within nine months of the publication of the mention of the grant of the European patent in the European Patent Bulletin, any person may give notice to the European Patent Office of opposition to that patent, in accordance with the Implementing Regulations. Notice of opposition shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).
BACKGROUND OF THE INVENTION

[0001] The present invention relates to the fabrication of semiconductor integrated circuits (IC's). More particularly, the present invention relates to improve techniques for etching through an IC layer stack, including a low capacitance dielectric layer, during IC fabrication.

[0002] In the manufacturing of certain semiconductor integrated circuits, a low dielectric constant (low-K) material may sometimes be employed as the material in a dielectric layer in order to reduce the capacitance of devices that are formed and to improve their electrical performance. As in all dielectric layers, there is typically a need to etch vias or trenches through the dielectric layer in order to form metal interconnects therethrough. The process of forming a via/trench through the low capacitance dielectric layer is described below.

[0003] To facilitate discussion, Fig. 1 illustrates a representative layer stack 100, including a photoresist layer 102, a hard mask layer 104, a low capacitance dielectric layer 106, and an etch stop layer 108. Etch stop layer 108 may represent, for example, an etch stop layer for a dual damascene process and is typically formed of a suitable etch stop material such as TiN, SiN, TEOS, or the like. Low capacitance dielectric layer 106 represents a layer of organic low-K material such as SILK by Dow Chemical, Flare by Allied Signal, BCB by Dow Chemical, Parylene by Novellus (Trade Marks), or the like. Theetch chemistry such as Ar/C4F8/C2F6/O2 or a conventional TEOS etchant.

[0007] In Fig. 4, the low capacitance dielectric layer 106 is being etched. The etching of low capacitance dielectric layer 106 typically takes place in a plasma processing reactor. Low capacitance dielectric layer 106 is typically etched using an oxygen-containing gas (such as O2, CO, CO2, or the like). A diluent such as N2 is typically added to the etchant gas employed to etch through the low capacitance dielectric material. For reasons which shall be explained shortly hereinafter, a passivating agent such as a fluorocarbon gas is also typically added to the etch chemistry.

[0008] As is well known, the oxygen species employed to etch through low capacitance dielectric layer 106 tends to etch isotropically, causing the sidewalls in opening 202 to bow instead of maintaining the desired vertical sidewall profile. Fig. 5 illustrates the bowing sidewall that occurs when the etch is allowed to proceed isotropically through low capacitance dielectric layer 106. The bowing effect is exacerbated if over-etching is required to compensate for etch nonuniformity across the wafer. This bowing effect degrades profile control, for example, causing the formation of re-entrant profiles, which are profiles that have angles greater than 90 degrees, and cause difficulties in subsequent processing steps such as metal fill.

[0009] To maintain profile control and prevent the aforementioned sidewall bowing problem, in addition to the oxygen-containing gas, the prior art typically employs a fluorocarbon such as C4F8, C2HF5, CH2F2, or the like as a passivating agent. However, while the addition of the fluorocarbon passivating agent helps preserve the vertical sidewall profile, it tends to facet first the photoresist and subsequently the hard mask, which in turn enlarges opening 202 as the etch proceeds through low capacitance dielectric layer 106.

[0010] To elaborate, the oxygen species that is employed to etch through the low capacitance dielectric layer 106 also attacks the overlying photoresist material in photoresist layer 102. Consequently, the thickness of photoresist layer 102 is reduced as the etch proceeds through low capacitance dielectric layer 106. Because the oxygen species attacks the photoresist material isotropically, the photoresist mask often pulls back in regions 402 and 404 of the via/trench. As the photoresist material is worn away by the oxygen species and the photoresist material is pulled back in regions 402 and 404 as shown in Fig. 4, the TEOS hard mask material of hard mask layer 104 is exposed to the fluorocarbon etchant that is added for passivation purposes. Since fluorocarbon is an etchant of TEOS, the exposed hard mask material in regions 408 and 410 are also etched away as time goes on, causing the opening in hard mask layer 104 to enlarge. The enlargement of the opening in hard mask layer 104 in turn enlarges the via/trench to be etched through low capacitance dielectric layer 106. With this enlargement, the critical dimension of the via/trench are lost or destroyed. The result is shown in Fig. 6 wherein...
the resultant via/trench has a larger cross-section than intended, where width (w) indicates the intended cross-section.

[0011] The use of a fluorocarbon additive also narrows the process window of the low capacitance dielectric layer etch. If too much fluorocarbon is added to the etch chemistry, the etch rate of the low capacitance dielectric layer will be reduced dramatically, until etch stoppage eventually occurs. If too little fluorocarbon is added, there may be insufficient passivation to maintain the desired vertical sidewall profile.

[0012] In view of the foregoing, there is a need for improved techniques for etching through a low capacitance dielectric layer while maintaining profile control, preserving critical dimension of the resultant via/trench, and maintaining a high etch rate.


SUMMARY OF THE INVENTION

[0014] The present invention relates to a method of etching through a low capacitance dielectric layer in a plasma processing chamber. The method uses an etch chemistry that includes N₂, O₂, and a hydrocarbon into the plasma processing chamber. The present invention yields not only fast etch rates but also maintains profile control and preserves critical dimension of the resultant opening (e.g., via/trench) being etched in the low capacitance layer.

[0015] In one embodiment, the present invention relates to a method according to claim 1.

[0016] These and other features of the present invention will be described in more detail below in the detailed description of the invention and in conjunction with the following figures.

BRIEF DESCRIPTION OF THE DRAWING

[0017] The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings, which are not drawn to scale to simplify the illustration, where like reference numerals refer to similar elements, and in which:

Fig. 1 illustrates an exemplary prior art IC layer stack.

Fig. 2 illustrates the prior art IC layer stack of Fig. 1 after the photoresist layer is patterned.

Fig. 3 illustrates the prior art IC layer stack of Fig. 1 after the hard mask layer is patterned.

Fig. 4 illustrates the beginning of the etch through the low capacitance dielectric layer and the pull back of the photoresist which occurs.

Fig. 5 illustrates the bowing that may occur in the sidewalls of the via when the prior art etch chemistry is employed to etch through the low capacitance dielectric layer.

Fig. 6 illustrates the degradation of the critical dimension of the via that may occur when the prior art etch chemistry is employed to etch through the low capacitance dielectric layer.

Fig. 7 illustrates an exemplar via of a low capacitance dielectric layer that is etched using one embodiment of the present invention.

Fig. 8 illustrates a simplified schematic of the TCP™ 9100PTX plasma reactor, representing one of the plasma reactors suitable for practicing the present invention.

Fig. 9 illustrates a simplified schematic of the 4520 XLE plasma reactor, representing one of the plasma reactors suitable for practicing the present invention.

Fig. 10 illustrates, in accordance with one embodiment of the present invention, a flowchart of the operations of the inventive low capacitance dielectric etch.

DETAILED DESCRIPTION OF THE INVENTION

[0018] The present invention will now be described in detail with reference to a few preferred embodiments thereof as illustrated in the accompanying drawings. In the following description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent, however, to one skilled in the art, that the present invention may be practiced without some or all of these specific details. In other instances, well known process steps and/or structures have not been described in detail in order to not unnecessarily obscure the present invention.

[0019] In the following, one Angström (Å) equals 0,1 nm and 1 mTorr equals 0,133 Pa.

[0020] In accordance with one aspect of the present invention, a organic low capacitance dielectric material of the low capacitance dielectric layer is etched in a plasma reactor using an etch chemistry that includes hydrocarbons. In one embodiment, the etch chemistry is N₂, O₂ and CₓHᵧ. Optionally, a small amount of a fluorocarbon-containing gas may be included in the etch chemistry for use in certain applications such as etching silicon-containing low capacitance dielectric layers.

[0021] Several embodiments of an inventive N₂/H₂ chemistry are further described in commonly assigned U.S. Patent No 6114250. The N₂/H₂ chemistry does achieve the desired results of good vertical profile and critical dimension (CD) control, but etches at a low etch rate. Moreover, in using the N₂/H₂ chemistry, if over-etching...
ing is required to compensate for etch nonuniformity across the wafer, there may be a slight bowing effect in the etched opening. The inventive $N_2/O_2/C_{x}H_{y}$-containing etch chemistry provides the desired benefits of good vertical profile and critical dimension control with a high etch rate, for example, between 2000 Å/min - 8000 Å/min, preferably between 5000 Å/min - 8000 Å/min, while avoiding the undesired characteristics of bowed sidewalls, loss of critical dimension, loss of profile control, or lower etch rate, by way of example, that are present in the etch results obtained by using alternative etch chemistries.

[0022] The inventive $N_2/O_2/C_{x}H_{y}$-containing etch chemistry may be used in etching a low capacitance dielectric layer similar to the low capacitance dielectric layer that is present in the layer stack of Fig. 1. By way of example, the etching process begins much like the partial process flow shown in Figs. 1-4, with a layer stack that includes a photoresist layer, a hard mask layer, a low capacitance dielectric layer, and an etch stop layer. The photoresist layer is patterned by a conventional photore sist patterning process to create an opening, followed by a hard mask etch process to extend that opening through the hard mask layer. Then the low capacitance dielectric layer is etched using the inventive $N_2/O_2/C_{x}H_{y}$-containing etch chemistry.

[0023] The oxygen species that is employed to etch through the low capacitance dielectric layer also attacks the overlying photoresist layer. Consequently, the thickness of the photoresist layer is reduced as the etch proceeds through the low capacitance dielectric layer. Because the oxygen species attacks the photoresist material isotropically, the photoresist mask may also pull back in regions of the via/trench, and may even be completely removed when the etching reaches the etch stop layer. This may be a desired effect in some applications which call for the removal of photoresist during etching.

[0024] In the inventive $N_2/O_2/C_{x}H_{y}$-containing etch chemistry, a hydrocarbon such as $C_2H_4$ or $CH_4$ is employed as a passivating agent. The hydrocarbon component of this inventive etch chemistry, which replaces the fluorocarbon used in prior art methods, passivates the sidewalls of the etched opening, which minimizes the isotropic component of the etch through the low capacitance dielectric layer. The use of hydrocarbons eliminates the chemical component of hard mask etching, and leaves only the physical sputtering component. Although faceting of the photoresist and subsequently the hard mask still take place, in addition to the pullback of the photoresist, the absence of fluorine in the gas chemistry used for etching the low capacitance dielectric layer greatly minimizes the faceting effects. Therefore, relatively less faceting of the photoresist and the hard mask means that adequate passivation may be provided by the hydrocarbon component of the etch chemistry to maintain the desired critical dimension and vertical sidewall profile. As a result, the cross-section of the etched opening is not enlarged and critical dimension control is achieved.
which is available from Lam Research Corporation. Fig. 9 illustrates a simplified schematic of the 4520 XLE plasma reactor, including a plasma processing chamber 902. A gap drive 904 is disposed above a top electrode 906. Gap drive 904 is primarily used for wafer transport, though it may sometimes be used as a process parameter. Top electrode 906 is implemented by a silicon electrode in the example of Fig. 9. Top electrode 906 is energized by an RF generator 908 via a matching network (conventional and not shown in Fig. 9 to simplify the illustration). The RF frequency of RF generator 908 may be about 27 MHz in one embodiment although other suitable RF frequencies may also be employed.

**[0030]** Within chamber 902, there may be provided a confinement ring 910, which preferably confines the plasma generated in the gaseous source materials, e.g., the etch chemistries, into the RF-induced plasma region between top electrode 906 and a wafer 912. Gases enter chamber 902 through top electrode 906. The gaseous source materials may also be released from ports that may be built into the walls of the chamber itself or released around the perimeter of the electrostatic chuck 914. Wafer 912 is introduced into chamber 902 and disposed on a chuck 914, which acts as a second electrode and is preferably biased by an RF generator 916 (also typically via a matching network). The RF frequency of RF generator 916 may be about 2 MHz in one embodiment although other suitable RF frequencies may also be employed. Wafer 912 may be secured to chuck 914 using a conventional mechanical clamping technique or one that employs electrostatic clamping forces. During plasma etching, the pressure within chamber 902 is typically kept between about 10 mTorr to about 300 mTorr during the low-K dielectric etching.

**[0031]** Fig. 10 illustrates a flowchart of the operations of the inventive low capacitance dielectric etch process 1000 in accordance with one embodiment of the present invention. In operation 1002, a photoresist mask is patterned using a conventional photoresist patterning process. In operation 1004, a hard mask is patterned out of a hard mask layer using the earlier created photoresist mask. That is, openings in the hard mask that correspond to the openings to be formed in the low capacitance dielectric layer are etched in operation 1004. As the term is used herein, the openings in the low capacitance dielectric layer refer to features etched in the low capacitance dielectric layer and include both trenches and vias.

**[0032]** In operations 1006, 1008, and 1010, the low capacitance dielectric layer is etched. The etching of the low capacitance dielectric layer may take place in a separate plasma processing chamber, or more preferably, in the same plasma processing chamber that is employed for the hard mask etch. In operation 1006, an N₂/O₂/CₓHᵧ-containing etch chemistry is flowed into the plasma processing chamber. The N₂/O₂/CₓHᵧ-containing etch chemistry may optionally include a fluorocarbon, such as C₂F₆ or C₄F₈, which would be desirable in etching a low capacitance dielectric layer that contains silicon as a benzo-cyclo-butene (BCB) material. In operation 1008, a plasma is created out of the N₂/O₂/CₓHᵧ-containing etch chemistry. In operation 1010, the plasma that is created out of the N₂/O₂/CₓHᵧ-containing etch chemistry is allowed to etch through the low capacitance dielectric material of the low capacitance dielectric layer through the openings in the hard mask. After the low capacitance dielectric layer is etched through at operation 1010, the low capacitance dielectric etch process 1000 ends. In most cases, however, an overetch step may be employed to compensate for any etch nonuniformity across the wafer. Thereafter, conventional processing operations may be employed to form integrated circuits from the etched wafer.

**[0033]** In one example, the wafer to be etched represents a 200 mm wafer having thereon a layer of the low capacitance dielectric material FLARE 2.0 underlying a hard mask layer formed of TEOS. The low capacitance dielectric layer is about 7,500 angstroms thick, and the hard mask layer is about 2,000 angstroms thick. The photoresist mask represents a deep UV photoresist mask, although any type of photoresist material may be employed. The openings to be etched have a cross-section of about 0.3 microns. The low capacitance dielectric layer etch is performed in a high density, low pressure inductively coupled plasma processing reactor known as the TCP™ 9100 PTX, available from Lam Research Corp. of Fremont, California. It should be readily apparent and within the skills of one skilled in the art that the parameters provided in the examples below may be scaled and/or modified as appropriate to etch a substrate having a different dimension or to conform to the requirements of a specific plasma reactor.

**[0034]** In the aforementioned TCP™ 9100 PTX plasma processing system, the pressure within the plasma processing chamber may be between about 1 milliTorr (mT) and about 30 mT, more preferably between about 5 mT and about 20 mT, and preferably at about 10 mT. The top electrode power may be between about 700 watts and about 2,200 watts, more preferably between about 1200 watts and about 2000 watts, and preferably at about 1,800 watts. The bottom electrode power may be between about 50 watts and about 500 watts, more preferably between about 100 watts and about 400 watts, and preferably at about 300 watts.

**[0035]** In the TCP™ 9100 PTX plasma processing system used in this example, the N₂ flow may be between about 25 sccm and about 150 sccm, more preferably between about 50 sccm and about 100 sccm, and preferably at about 50 sccm. The O₂ flow may be between about 5 sccm and about 75 sccm, more preferably between about 10 sccm and about 50 sccm, and preferably at about 25 sccm. The CₓHᵧ flow may be between about 1 sccm and about 50 sccm, more preferably between about 5 sccm and about 30 sccm, and preferably at about 15 ccms. Small amounts (e.g., < 5 sccm) of a fluorocarbon-containing gas may also be added to the N₂/O₂/CₓHᵧ-containing etch chemistry such as when etching a sil-
The low capacitance dielectric layer etch can also be performed in a capacitive-type plasma processing reactor such as the 4520XLE, available from Lam Research Corp. of Fremont, California. In the aforementioned 4520XLE plasma processing system, the pressure within the plasma processing chamber may be between about 10 milliTorr (mT) and about 300 mT, more preferably between about 30 mT and about 200 mT, and preferably about 100 mT. The top electrode power may be between about 0 watts and about 2,000 watts, more preferably between about 200 watts and about 800 watts, and preferably at about 500 watts. The bottom electrode power may be between about 0 watts and about 2000 watts, more preferably between about 200 watts and about 800 watts, and preferably at about 500 watts. The percentage flow of CxHy expressed as a percentage of total flow may be between about 2% and about 40%, and in an exemplary etch process, at about 3.3%. As mentioned before, additional fluorocarbon-containing gases may also be added to the N2/O2/CxHy-containing etch chemistry such as when etching a silicon-containing low capacitance dielectric layer (e.g., BCB). By way of example, C2F6 or C4F8 may be added. It is believed that increasing the hydrocarbon content relative to the oxygen in the etch chemistry contributes more to improving profile control than merely changing, the oxygen flow. The CxHy/O2 ratio is between about 2:3 and about 3:2. In one exemplary etch, advantageous etch results were observed in an etch chemistry mixture having a CxHy/O2 ratio of about 3:2.

As can be appreciated from the foregoing, the inventive low capacitance dielectric etch that employs an N2/O2/CxHy-containing etch chemistry advantageously passivates the sidewalls to maintain a substantially vertical profile and to facilitate a higher degree of critical dimension control even while etching at high etch rates. The passivation of the sidewalls, which is due to the hydrocarbon component of the improved N2/O2/CxHy-containing etch chemistry, allows the etched opening to maintain the substantially vertical profile as well as to facilitate a higher degree of critical dimension control. The hydrocarbon addition to the inventive etch chemistry compensates for the isotropic etch qualities of the oxygen-containing component.

Claims

1. A method of etching a low capacitance dielectric layer in a plasma processing chamber, said low capacitance dielectric layer being disposed below a hard mask layer on a substrate, the low capacitance dielectric layer being formed of an organic low K material, said method comprising:

- flowing an etch chemistry that includes N2, O2 and a hydrocarbon into said plasma processing chamber, the ratio of O2 and hydrocarbon being between 2:3 and 3:2; wherein the percentage of flow of said N2 is between 50% and 95% of a total flow;
- creating a plasma out of said etch chemistry;
- etching, using said plasma, features into said low capacitance dielectric layer through openings in said hard mask layer, while passivating sidewalls of the features being etched.

2. The method of claim 1, wherein said hydrocarbon is C2H4.

3. The method of claim 1, wherein said hard mask is disposed below a photoresist mask, said method further comprising, before said flowing the etch chemistry;

- patterning an opening in said photoresist mask; and
- patterning said hard mask layer using said opening in said photoresist mask.

4. The method of claim 1, wherein said hard mask layer is formed of TEOS.

5. The method of claim 1, wherein said plasma processing chamber is a low pressure, high density plasma processing chamber.

6. The method of claim 1, wherein said plasma processing chamber is an inductively coupled plasma processing chamber.

7. The method of claim 1, wherein said plasma processing chamber is a capacitive-type plasma
8. The method of claim 1, wherein the percentage of flow of said O₂ is between 5% and 40% of a total flow.

9. The method of claim 8, wherein the percentage of flow of said hydrocarbon is between 2% and 40% of a total flow.

10. The method of claim 6, wherein said plasma processing chamber is maintained at a pressure between 1 mTorr and 30 mTorr.

11. The method of claim 1, wherein said low capacitance dielectric layer is made of a silicon-containing organic low dielectric material, and wherein said etch chemistry further includes a fluorocarbon.

12. The method of claim 3, wherein etching said hard mask layer and etching said low capacitance dielectric layer are performed in a single processing chamber.

Patentansprüche

1. Verfahren zum Ätzen einer dielektrischen Schicht mit niedriger Kapazität in einer Plasmabehandlungskammer, wobei die dielektrische Schicht mit niedriger Kapazität unter einer harten Maskenschicht auf einem Substrat angeordnet ist, wobei die dielektrische Schicht mit niedriger Kapazität aus einem organischen Material mit einem niedrigen K-Wert hergestellt ist, wobei das Verfahren folgendes aufweist:

- Strömenlassen von einer Ätzchemikalie, die N₂, O₂ und einen Kohlenwasserstoff aufweist, in die Plasmabehandlungskammer, wobei das Verhältnis zwischen O₂ und Kohlenwasserstoff 2:3 bis 3:2 beträgt, wobei die Strömung von N₂ einen Anteil von 50 % bis 95 % des gesamten Durchsatzes ausmacht;
- Erzeugen eines Plasmas aus dieser Ätzchemikalie und
- Ätzen, unter Verwendung dieses Plasmas, von Merkmalen in die dielektrische Schicht mit niedriger Kapazität durch Öffnungen in der harten Maskenschicht, wobei Seitenwände der Merkmale, die geätzt werden, passiviert werden.

2. Verfahren nach Anspruch 1, wobei der Kohlenwasserstoff C₂H₄ ist.

3. Verfahren nach Anspruch 1, wobei sich die harte Maske unter einer Photoresistmaske befindet, wobei das Verfahren vor dem Strömenlassen der Ätzchemikalie ferner folgendes aufweist:

- Einarbeiten einer Öffnung in die Photoresistmaske; und
- Erzeugen eines Musters in der harten Maskenschicht unter Verwendung der Öffnung in der Photoresistmaske.

4. Verfahren nach Anspruch 1, wobei die harte Maskenschicht aus TEOS hergestellt wird.

5. Verfahren nach Anspruch 1, wobei die Plasmabehandlungskammer eine Behandlungskammer mit Niederdruckplasma mit hoher Dichte ist.

6. Verfahren nach Anspruch 1, wobei die Plasmabehandlungskammer eine induktiv gekoppelte Plasmabehandlungskammer ist.

7. Verfahren nach Anspruch 1, wobei die Plasmabehandlungskammer eine Plasmabehandlungskammer vom kapazitiven Typ ist.

8. Verfahren nach Anspruch 1, wobei der Anteil von O₂ in der Strömung 5 % bis 40 % des gesamten Durchsatzes ausmacht.

9. Verfahren nach Anspruch 8, wobei der Anteil von Kohlenwasserstoff in der Strömung 2 % bis 40 % des gesamten Durchsatzes ausmacht.

10. Verfahren nach Anspruch 6, wobei die Plasmabehandlungskammer bei einem Druck zwischen 1 mTorr und 30 mTorr gehalten wird.

11. Verfahren nach Anspruch 1, wobei die dielektrische Schicht mit niedriger Kapazität aus einem siliciumhaltigen organischen Material mit geringer dielektrischer Leitfähigkeit hergestellt wird und wobei die Ätzchemikalie ferner einen Fluorkohlenstoff aufweist.

12. Verfahren nach Anspruch 3, wobei das Ätzen der harten Maskenschicht und das Ätzen der dielektrischen Schicht mit niedriger Kapazität in einer einzigen Behandlungskammer durchgeführt werden.

Revendications

1. Méthode de gravure d’une couche diélectrique à basse capacitance dans une chambre de traitement à plasma, ladite couche diélectrique à basse capacitance étant disposée sous une couche de masquage dure sur un substrat, la couche diélectrique à basse capacitance étant formée d’un matériau organi-
que à bas K, ladite méthode comprenant :
- faire passer un flux chimique de gravure incluant du N₂, O₂ et un hydrocarbure dans ladite chambre de traitement à plasma, le rapport de O₂ et d’hydrocarbure étant entre 2:3 et 3:2; dans lequel le pourcentage du flux en N₂ est compris entre 50% et 95% du flux total;
- créer un plasma à partir dudit flux chimique de gravure ; et
- graver, par le biais dudit plasma, des caractéristiques dans ladite couche diélectrique à travers des ouvertures dans ladite couche de masquage dure, tout en pacifiant les bords de côté des caractéristiques gravées.

2. Méthode selon la revendication 1, dans laquelle ledit hydrocarbure est du C₂H₄.

3. Méthode selon la revendication 1, dans laquelle la couche de masquage dure est disposée en-dessous d’un masque photorésistant, ladite méthode comprenant en outre, avant de faire passer ledit flux chimique :
- créer un motif d’ouverture dans ledit masque photorésistant; et
- créer un motif dans ladite couche de masquage dure en utilisant ledit masque photorésistant.

4. Méthode selon la revendication 1, dans laquelle la couche de masquage dure est formée à partir de TEOS.

5. Méthode selon la revendication 1, dans laquelle ladite chambre de traitement à plasma est une chambre de traitement à plasma haute densité et basse pression.

6. Méthode selon la revendication 1, dans laquelle ladite chambre de traitement à plasma est une chambre de traitement à plasma à induction couplée.

7. Méthode selon la revendication 1, dans laquelle ladite chambre de traitement à plasma est une chambre de traitement à plasma de type capacitif.

8. Méthode selon la revendication 1, dans laquelle le pourcentage de O₂ du flux est entre 5% et 40% du flux total.

9. Méthode selon la revendication 8, dans laquelle le pourcentage d’hydrocarbure du flux est entre 2% et 40% du flux total.

10. Méthode selon la revendication 6, dans laquelle ladite chambre de traitement à plasma est maintenue à une pression entre 1 mTorr et 30 mTorr.

11. Méthode selon la revendication 1, dans laquelle la couche diélectrique à basse capacitance est faite d’un matériau organique à basse capacitance à base de silicium, et dans laquelle ledit flux chimique comprend en outre un fluorocarbure.

12. Méthode selon la revendication 3, dans laquelle la gravure de ladite couche de masquage dure et de ladite couche diélectrique à basse capacitance sont faites dans une seule chambre de traitement.
Fig. 1

Fig. 2
START

PATTERN PHOTORESIST MASK

PATTERN HARD MASK

FLOW AN N₂O₂/C₃H₂-CONTAINING ETCH CHEMISTRY GAS INTO THE PLASMA PROCESSING CHAMBER

CREATE A PLASMA WITH THE ETCH CHEMISTRY GAS

ETCH THROUGH THE LOW CAPACITANCE DIELECTRIC LAYER WITH THE PLASMA

DONE

Fig. 10
REFERENCES CITED IN THE DESCRIPTION

This list of references cited by the applicant is for the reader’s convenience only. It does not form part of the European patent document. Even though great care has been taken in compiling the references, errors or omissions cannot be excluded and the EPO disclaims all liability in this regard.

Patent documents cited in the description

- JP 1025419 A [0013]
- JP 1059820 A [0013]
- US 6114250 A [0021]