EUROPEAN PATENT SPECIFICATION

Nonvolatile memory for storing multivalue data

Nichtflüchtiger Speicher zur Speicherung von Multibitdaten

Mémoire non volatile pour le stockage de données multibit

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).
The present invention relates to a nonvolatile memory for storing multivalue data, and more particularly to a semiconductor nonvolatile memory with a read buffer circuit that can read multivalue data stored in memory cells using a simple configuration.

Semiconductor nonvolatile memory, such as flash memory, consists of cell transistors having floating gates in the channel area that lies between the source and drain areas. Injection of an electrical charge into these floating gates causes a change in the threshold voltage of the cell transistors and thus records data. The recorded data is read using the difference between the threshold values of the cell transistors.

In a conventional nonvolatile memory, one-bit data is recorded using the state in which electrical charges are not accumulated in the floating gates (state in which the threshold voltage is low when the charges are electrons) and the state in which electrical charges are accumulated (state in which the threshold voltage is high when the charges are electrons). The state in which electrons are not accumulated in the floating gates is a state of data 1 recorded or a deleted (erased) state. Accumulation of electrons in the floating gates indicates a state in which data 0 has been recorded or a programming state.

Because semiconductor nonvolatile memory, such as flash memory, is small and stores data even when the power is turned off, it is widely used as an image and audio recording medium in equipment such as digital cameras. Greater storage capacity is being demanded but, as described above, in a conventional nonvolatile memory for normal use a cell transistor can only store one-bit (single value) data.

For this reason, the recording of multivalue data, such as 2 bits data, in cell transistors is being proposed. By controlling the electrical charge injected into floating gates, a plurality of threshold voltage states is achieved and multivalue data can be recorded. For example, when 4 value data (2 bits) is stored four threshold voltage states will be stored.

However, to read 2 bits data from a cell transistor, it is necessary to read the first bit of data and then read the second bit of data. Accordingly, a latch circuit that temporarily holds the two bits of data is required in the read buffer circuit for reading data recorded in the cell transistor.

Generally, a read buffer circuit is installed for each bit line and so it is necessary to simplify the read buffer circuit configuration as much as possible. However, as described above, with the plurality of data values stored in a cell transistor, when a plurality of latch circuits is installed in a read buffer circuit, the scale of the read buffer circuit increases and, from the point of view of integration, goes against the demand for greater capacity.

Furthermore, when programming (writing) multivalue cell transistors, a plurality of bits must be input and an electrical charge that corresponds to these bits must be injected into the floating gates. Here, it is preferable that the programming operation corresponding to the relationship between the plurality of bits and the multiple values is realized using a simple program circuit.

Therefore, it is desirable to provide a read buffer circuit having a relatively simple configuration in nonvolatile memory for recording multivalue data.

It is also desirable to provide a circuit with a simple configuration that enables programming of multivalue data in nonvolatile memory for recording multivalue data.

US-A-5 751 634 describes a non-volatile semiconductor memory device for storing multivalue data and readout/write-in method therefor. Memory cells each for storing 2-bit data are connected to a bit line. First and second flip-flop circuits are coupled to the bit line. The first flip-flop circuit holds the lower bit of 2-bit data read out from or written into the memory cell and the second flip-flop circuit holds the upper bit of 2-bit data read out from or written into the memory cell. At the data readout time, the upper bit is first read out from the memory cell and then the lower bit is read out from the memory cell. At the data writing time, the upper bit is first written into the memory cell and then the lower bit is written into the memory cell.

The present invention is defined in the attached independent claim. Further, preferred features may be found in the sub-claims appended thereto.

According to the first aspect of the present invention, a nonvolatile memory that has a plurality of floating gate type cell transistors comprises a read buffer circuit, connected to the bit line, that detects the threshold voltage states in the cell transistor. Each cell transistor can hold 2^n threshold voltage states and accordingly, the read buffer circuit reads N bits of data. For this purpose, the read buffer circuit has a latch circuit that latches the read data in accordance with the detected threshold voltage state. This latch circuit has a first and second latch reversal circuit for reversing the latched state to the first or second state.

When the read buffer circuit reads the first bit being held in the cell transistor, the latch circuit in its initial state is reversed or not reversed by the first latch reversal circuit in accordance with the detected first and second threshold voltage state, or third and fourth threshold voltage state, and that latch state is output as the first data. Furthermore, when the lower order second bit held in the cell transistor is read next, the read buffer circuit is reversed or not reversed from the latch state corresponding to the first data above by the first latch reversal circuit in accordance with the detected first or second threshold voltage state. Then, it is reversed or not reversed by the second latch reversal circuit in accordance
with the detected third or fourth threshold voltage state and the latch state is output as the second data.

[0015] The above operations enable the read buffer circuit to differentiate between and latch at least two bits of data in the one latch circuit. In other words, after the latch circuit is reset to its initial state, the first data is held then output and the second data is held then output sequentially.

[0016] In the nonvolatile memory having a plurality of floating gate type cell transistors comprises a program input circuit that, in response to the input of the first bit and then the lower order second bit, outputs program data showing whether or not a program exists, and a read buffer circuit, connected to the bit line, for detecting the threshold voltage state of the cell transistors. During the programming, the read buffer circuit latches the above program data and sends the program data to the bit lines. Furthermore, the above program input circuit outputs the above program data in accordance with the combination of the first and second bits in a first cycle which programs from the first state (the deleted or erased state) to the second state, in a second cycle which programs from the first state to the third state, and in a third cycle which programs from the third state to the fourth state.

[0017] Provision of the above program input circuit enables program data to be held in the latch circuit within the read buffer circuit in accordance with the two bit combination. Accordingly, the cell transistors can be programmed in accordance with the program data held in the latch circuit.

[0018] Reference will now be made, by way of example only, to the accompanying drawings in which:

- Figure 1 is a schematic view of a cell transistor used in embodiments of the present invention;
- Figure 2 is a diagram showing the relationship between the two-bit data Q1 and Q2 and the distribution of the cell transistor threshold voltage Vt;
- Figure 3 is a diagram showing the configuration of NAND flash memory and a page buffer used in embodiments of the present invention;
- Figure 4 is a schematic view of the entire flash memory in a first embodiment of the present invention;
- Figure 5 is a diagram of the read buffer circuit in this embodiment;
- Figure 6 is a table showing signals and node states during a read operation;
- Figure 7 is a timing chart for the read operation;
- Figure 8 is a schematic general view of the flash memory which is another embodiment of the present invention;
- Figure 9 is a timing chart for the read operation in Figure 8;
- Figure 10 is a schematic general view of the flash memory which is a further embodiment of the present invention, for explaining programming operations;
- Figure 11 is a diagram that explains the program input circuit in Figure 10;
- Figure 12 is a timing chart for the operation for programming to a state L3;
- Figure 13 is a timing chart for the operation for programming to a state L1;
- Figure 14 is a timing chart for the operation for programming to a state L2;
- Figure 15 is a diagram for explaining another program input circuit;
- Figure 16 is a detailed timing chart for a write operation when the program input circuit of Fig. 15 is used;
- Figure 17 is a detailed timing chart for a write operation when the program input circuit of Fig. 15 is used; and
- Figure 18 is a schematic view of a memory device that has a plurality of flash memories, as a yet further embodiment of the present invention.

[0019] Some embodiments of the present invention are explained below with reference to the figures. However, the embodiments presented here do not limit the technical scope of the present invention.

[0020] Fig. 1 is a schematic view of a cell transistor used in embodiments of the present invention. In both the right and left cross-sectional figures, N-type source and drain areas S and D are formed at the surface of the P-type semiconductor substrate Sub. A floating gate FG is formed via a tunnel oxide film TN on the channel area between the source and drain areas S and D, and a control gate CG is further provided with the insulation film interposed. Electrons have not been injected into the floating gate of the cell transistor on the left. This is the state where data 0 is stored in conventional memory for recording one bit. Electrons have been injected into the floating gate of the cell transistor on the right. This is the state where data 0 is stored in the conventional memory.

[0021] In the memory cell employed in the present invention, the cell transistor can store two bits of data. Therefore, the cell transistor can hold state L0 in which electrons are not accumulated in the floating gate and states L1, L2, and L3 in which electrons are accumulated with the number of electrons gradually increasing.

[0022] Fig. 2 shows the relationship between the two bits of data Q1 and Q2 and the distribution of the cell transistor threshold voltage Vt. In the figure, the vertical axis shows the threshold voltage Vt, with the threshold voltage increasing as the axis gets higher. The horizontal axis shows the number of cell transistors. In the figure, four distributions are shown that correspond with the four states L0, L1, L2, and L3 of the threshold voltage level. In other words, state L0 is the state in which the threshold voltage is lower than threshold voltage V1, state L1 is the state in which the threshold voltage is between threshold voltages V1 and V2, state L2 is the state in which the threshold voltage is between threshold
voltage causing a reversal. Accordingly, it is possible to reverse or to not reverse (maintain the latched state of) a latch
reversal circuit, in response to the H level of the second set signal SET2, pulls the node A of the latch circuit to the L
level causing a reversal. On the other hand, when the detection node SNS is at the H level, the second latch
latch reversal circuit, in response to the H level of the first set signal SET1, pulls the node B of the latch circuit LATCH
to the L or H level.

When a memory cell holds the above four states, the high order bit Q2 can be read by applying a voltage V2
to the control gate CG and detecting whether or not the memory cell becomes conductive. That is, in states L0 and L1
the memory cell is conductive and the high order bit is read as Q2 = 1. In states L2 and L3 the memory cell is nonconductive
and the high order bit is read as Q2 = 0. Furthermore, when the high order bit Q2 = 1, the low order bit Q1 can be read
by applying a voltage V1 to the control gate CG and detecting whether or not the memory cell becomes conductive.
Likewise, when the high order bit Q2 = 0, the low order bit Q1 can be read by applying a voltage V3 to the control gate
CG and detecting whether or not the memory cell becomes conductive.

As described above, to detect the four states, voltages V2, V1, and V3 must be applied sequentially to the
control gate CG of the memory cell, and the two bits of data, Q1 and Q2, must be detected from the combination of
conductive and non-conductive cell transistors. In other words, a minimum of three read operation cycles is required.

Fig. 3 shows the configuration of a page buffer and a NAND-type flash memory array used in embodiments of
the invention. The figure shows four bit lines BL0 through BL3 and the page buffers PB connected to each of these.
Furthermore, the strings each of which vertically connects the plurality of memory cells MC and the select gate transistor
SG are connected to the bit lines. In the example shown in Fig. 3, the four memory cells MC00 through MC30 are
connected to the bit line BL0 and the ground ARVSS via the select gate transistor SG. When the memory cell MC00 is
selected, the select gate signal SG10 and SG20 go to the H level, the selector gate transistors SG become conductive,
and the cell string is connected to the bit line BL0 and the ground ARVSS. The word line WL00 is driven by one of the
standard voltages V1, V2, or V3 shown in Fig. 2, and the bit line BL0 moves to level L or H depending on the conductivity
of the memory cells. This bit line level is detected by the page buffer PB. The page buffer PB is a read buffer circuit and,
as will be explained below, comprises a circuit for detecting the bit line level and a latch circuit for holding read data.

Fig. 4 is a schematic general view of a first flash memory embodying the present invention. To simplify matters,
a one row by four column configuration is used for the memory cell array MCA. Each of the memory cells MC0 through
MC3 are connected to the ground VSS and bit lines BL0 through BL3 via the selector transistor. Bit lines BL0 through
BL3 are provided with page buffers PB0 through PB3. An external input-output terminal I/O is connected to all four page
buffers PB0 through PB3 via an input-output buffer IOB. Through use of page buffer selection signals YD1 (0) through
(3), one page buffer is connected to the input-output buffer IOB.

The main control circuit 10 controls the page buffer control circuit 12 and the page buffer control circuit 12
controls the page buffer PB. Fig. 4 is a schematic view that explains the read operation and that shows the control signals
required for reading data.

As shown in the table on the right of Fig. 4, memory cell MC0 is in state L3 (Q2, Q1 = 0, 1), memory cell MC1
is in state L2 (Q2, Q1 = 0, 0), memory cell MC2 is in state L1 (Q2, Q1 = 1, 0), and memory cell MC3 is in state L0 (Q2,
Q1 = 1, 1). Because each memory cell holds two bits, the memory cell array MCA physically consists of one row and
four columns but logically of two rows and four columns. Here, the high order bit Q2 can be regarded as page 0 data
and the low order bit Q1 can be regarded as page 1 data.

Fig. 5 is diagram of the read buffer circuit in this embodiment. This read buffer circuit is the page buffer PB in
Fig. 4. This page buffer PB has a latch circuit LATCH comprising inverters 14 and 16. In addition, the page buffer
comprises a P-type transistor P12 that is controlled by a bias control signal PBIAS and an N-type transistor N10 that is
controlled by a bit line selection signal BLCNTRL, which constitute sense amps together with memory cells not shown
in the diagram that are connected to the bit line BL. That is, by making transistors P12 and N10 conductive and driving
the word line of the selected memory cell, the load current from the load transistor P12 will either flow or not flow from
the bit line BL into the memory cell depending on whether the memory cell is conductive or not. As a result, the detection
node SNS will move to the L or H level.

Transistors N17 and N20 make up the first latch reversal circuit and transistors N16 and N18 make up the
second latch reversal circuit. When the detection node SNS of the first latch reversal circuit is at the H level, the first
latch reversal circuit, in response to the H level of the first set signal SET1, pulls the node B of the latch circuit LATCH
to the L level causing a reversal. On the other hand, when the detection node SNS is at the H level, the second latch
reversal circuit, in response to the H level of the second set signal SET2, pulls the node A of the latch circuit to the L
level causing a reversal. Accordingly, it is possible to reverse or to not reverse (maintain the latched state of) a latch
circuit using the first or second set signal, depending on the initial latch circuit state and the detection node SNS level.

The page buffer PB has a transistor N13 that is controlled by the program on signal PGMON and a transistor N11 that is controlled by the discharge signal DIS. By making both the transistors conductive, the node A of the latch circuit is forcibly moved to the L level and the latch circuit can be preset to its initial state. Furthermore, the page buffer PB has a page buffer selection transistor N25 that controls connections to the input-output buffer circuit IOB and this is made conductive by the H level of the page buffer select signal YDI. The page buffer PB is further provided with transistors P21, P22, N23, N24, and N26. When the load signal LD is moved to the H level, program data is supplied from an external source to the latch circuit. Read data that has been read from a memory cell and latched to a latch circuit is output by moving the read signal RD to the H level.

Fig. 6 is a table showing each of the signals and state changes during a read operation. Fig. 7 is a timing chart for a read operation. In Fig. 6, the stored data, word line WL, set signals SET1 and SET2, latch state, and read data are shown for the four states recorded in memory cells (four combinations of two bits of data). Fig. 7 shows control signals for the page buffer control circuit 12, and signals for the detection node SNS and latch circuit nodes A and B within each page buffer when the flash memory is read.

Accordingly, the operations of the memory cell MC0 and page buffer PB0 are shown in the lines for data Q2 = 0 and Q1 = 1 in Fig. 6 and in PB0 of Fig. 7. Likewise, the operations of the memory cell MC1 and page buffer PB1 are shown in the lines for data Q2 = 0 and Q1 = 0 in Fig. 6 and in PB1 in Fig. 7. The operations of the memory cell MC2 and page buffer PB2 and the operations of the memory cell MC3 and page buffer PB3 are shown likewise.

A general explanation of the read operations will be given before providing a detailed explanation. The operation in which two-bit memory cell data is read consists of presetting the latch circuit to its initial state, a first cycle in which the first bit Q2 is read, and a second cycle in which the second bit Q1 is read. In the first cycle in which the first bit Q2 is read, the word line WL is driven to the second standard voltage V2. The second cycle in which the second bit Q1 data is read comprises a cycle in which the word line WL is driven to the first standard voltage V1 and a cycle where it is driven to the third standard voltage V3.

In the initial state, the latch circuit LATCH in the page buffer is reset so that the node A moves to the L level and node B to the H level. In the first cycle, the word line WL is driven to the second standard voltage V2. The first latch reversal circuit N17 is activated when the first set signal SET1 is moved to the H level. As a result, the latch state of the latch circuit is reversed or maintained in accordance with the memory cell state. Specifically, in states L2 and L3, the detection node SNS is at the H level and the latch circuit is reversed.

In the second cycle, when the word line WL is driven to the first standard voltage V1, the first set signal SET1 is again moved to the H level and the first latch reversal circuit N17 is activated. In state L1, the detection node SNS moves to the H level and the latch circuit is reversed. Furthermore, when the word line WL is then driven to the third standard voltage V3, the second set signal SET2 moves to the H level and in state L3 the detection node SNS moves to the H level and the latch circuit is reversed. As a result, in the second cycle, data is latched to the latch circuit in accordance with the second bit Q1.

In both the first and second cycles, data in the latch circuit LATCH is sent from the page buffer PB to the input-output buffer IOB.

The read operation will now be explained in detail with reference to Fig. 6 and Fig. 7. In response to a read command, the main control circuit 10 outputs a preset signal PRESET. In response to this, the page buffer control circuit 12 causes the program on signal PGMON and the discharge signal DIS to move to the H level and node A of the latch circuit LATCH to be reset to the L level via transistors N13 and N11. Accordingly, in the initial state of the latch circuit, node A is at the L level and node B is at the H level.

In the first cycle, the word driver, which is not shown in the diagram, causes the word line WL to be driven to the second standard voltage V2 and the segment signals SG1 and SG2 are also driven to the H level. The time for which the word line WL is driven is controlled by the control signal EVAL from the main control circuit 10. At the same time, the bit line control signal BLCNTRL moves to the H level, the transistor N10 becomes conductive, and the bit line BL is connected to the page buffer PB. Also, when the bias control signal PBIAS moves to the H level, transistor P12 becomes conductive and supplies an electrical current to the bit line BL.

Memory cells MC3 and MC2 in states L0 and L1 (Q2 = 1) become conductive when the word line WL is V2. The bit line current is absorbed into the memory cells and detection nodes SNS3 and SNS2 move to the L level. In contrast, memory cells MC1 and MC0 in states L2 and L3 (Q2 = 0) are not conductive when the word line WL is V2 and detection nodes SNS1 and SNS0 move to the H level. Then, in response to the set signal SET from the main control circuit 10, the page buffer control circuit 12 moves the first set signal SET1 to the L level. The transistor N17, which is part of the first latch reversal circuit, is thereby activated. Transistor N17 is only conductive for memory cells MC1 and MC0 in states L2 and L3 (Q2 = 0). It reverses the state of the latch circuit LATCH and moves nodes A to level H and node B to level L. That is, as shown in Fig. 7, the latch circuits of page buffer PB0 and PB1 are reversed and the latch circuits of page buffer PB2 and PB3 are maintained in their original state.

Continuous changing of internal addresses in synchrony with the read-enable clock RE enables the selection
signals YD1 (0) through YD1 (3) for each page buffer to move to the H level in a time series. The states of the latch circuits in each page buffer are sent via the input-output buffer circuit IOB to the input-output terminal I/O. As shown in Fig. 7, “0011” is output to the terminal I/O as the first data Q2.

Next, the states of the latch circuits within each page buffer circuit are held as they are and the second cycle starts. Firstly, when the word line WL is driven to the first standard voltage V1, as shown in Fig. 7, the detection nodes SNS in page buffers PB0, PB1, and PB2, which are in states L1, L2, and L3, move to the H level. When the first set signal SET1 is moved to the H level, transistors N20 and N17 become conductive. The state of the latch circuit of the page buffer PB2 whose state, in the first cycle, was in its initial state (node A = L, B = H), is reversed.

Furthermore, when the word line WL is driven to the third standard voltage V3 while maintaining the latch state, as shown in Fig. 7, only the detection node SNS0 of the page buffer PB0 moves to the H level. When the second set signal SET2 is next moved to the H level, transistor N18 becomes conductive and the second latch reversal circuit N16 is activated. Node A in the latch circuit within the page buffer PB0 is moved to the L level and reversed.

In this state, nodes A and B are at the L and H levels respectively in a latch circuit within the page buffer PB0 of state L3, at the H and L levels within the page buffer PB1 of state L2, at the H and L levels within the page buffer PB2 of state L1, and at the L and H levels within the page buffer PB3 of state L0. These states are continuously sent to the input-output buffer circuit IOB. In other words, as shown in Fig. 7, data “1001” is sent from the input-output terminal I/O.

As above, the page buffer circuit in this embodiment of the invention has one latch circuit and after the latch circuit has been preset to its initial state, the first data Q2 is read and latched in the first cycle and then output. Furthermore, the second data Q1 is read and latched in the second cycle by employing the first cycle latch state, and then output. Accordingly, the configuration of the page buffer circuit is simple and there is no need for complicated control procedures such as presetting the built-in single latch circuit for each cycle. Therefore, the page buffer circuit in this embodiment is effective as a read circuit for a memory cell with a floating gate that records multi-value data.

Fig. 8 is another schematic general view of a flash memory, showing another embodiment of the present invention. This configuration further improves the performance of the above read operation. As shown in Fig. 7, the first two bits of data are read from the memory cells by reading the first data Q2 from the page buffer PB, storing it in the latch circuit, and serially sending it to the input-output buffer IOB. The second data Q1 is then read from the memory cell, stored in the page buffer, and sent serially to the input-output buffer IOB. That is, while all data in all columns can be read to the page buffer from the memory cell at once, data can only be sent to the input-output buffer IOB from each page buffer in a time series. Accordingly, the greater the number of page buffers PB, the longer the time required for the read operation.

In the flash memory of Fig. 8, the plurality of page buffers is divided into a page buffer group GPB0 connected to even-number bit lines and page buffer group GPB1 connected to odd-number bit lines. Control is set up so that while the data read by one page buffer group is being sent to the input-output buffer circuit IOB, the other page buffer group is reading data from the memory cells. By reading in this way, even when a long time is required for serial data transfer from the plurality of page buffers to the input-output buffer circuit IOB, the time required for reading all the data can be shortened.

Fig. 9 is a timing chart for the above read operation. During the period T0, the first data Q2 held by the memory cell is read by both page buffer group GPB0 and page buffer group GPB1 and stored in the latch circuit. This operation occurs in the same way as described above. The word line WL is driven to the second standard voltage V2 and the first set signal S1 is moved to the H level and read. Furthermore, during period T0, the first data Q2 that is stored in the first page buffer group GPB0 is sent serially to the input-output buffer circuit IOB.

During the next period T1, the first data Q2 that is stored in the second page buffer group GPB1 is serially sent to the input-output buffer circuit IOB and at the same time the second data Q1 that is held in the memory cells is read in the first page buffer group GPB0 and stored in the latch circuit. These parallel operations reduce the total read time. The reading of the second data Q1, as above, involves the word line WL being driven to the first standard voltage V1 and then the latch circuit being reversed or not reversed by the first set signal SET1. Then, after the word line WL is driven to the third standard voltage V3, the latch circuit is reversed or not reversed by the second set signal SET2.

In the period T2, in contrast to the period T1, when the second data Q1 that is stored in the first page buffer group GPB0 is serially sent to the input-output buffer circuit IOB, the second data Q1 that is held in the memory cells is simultaneously read in the second page buffer group GPB1 and stored in the latch circuit. Here also, the parallel operation reduces the read time. In the last period T3, the second data Q1 that is stored in the second page buffer group GPB1 is serially sent to the input-output buffer circuit IOB.

As described above, when multiple bits of data are held in memory cells, parallel implementation of an operation to read those bits from the memory cells to a page buffer and an operation to serially send those bits from a plurality of page buffers to the input-output buffer circuit, enables the total read operation to be shortened.

Division into sub-buffer groups need not be done on the basis of even- and odd-number bit lines. Also, division into more than two groups is possible. The number of divisions can also be increased in accordance with the number of bits held by memory cells.
Program Operation

[0055] Program operation of the flash memory containing the memory cells that hold two bits of data will be explained next. Fig. 10 is a schematic general view of the flash memory which is an embodiment of the present invention similar to the first embodiment, for explaining the program operation. Fig. 11 is a diagram that explains the program input circuit. Figs. 12, 13, and 14 are timing charts for program operations. In this embodiment, the data shown in all memory cells in Fig. 10 will be programmed as an example. This data is the same as the data held in Fig. 4.

[0056] As shown in Fig. 2, the memory cells hold two bits of data and so are programmed in four threshold voltage states, L0 through L3. As with one-bit data, the programming operation involves the erasure of all memory cells and the setting of the threshold voltage to L0. Electrons are then injected into the floating gate in accordance with the two-bit data Q2, Q1 to be programmed and the memory cells are shifted to another threshold voltage state, that is to L1, L2, or L3. Accordingly, the program operation consists of a cycle that shifts the state to threshold level L1, a cycle that shifts it to L2, and a cycle that shifts the state to L3. In all cycles, input of data Q2, Q1 and programming of the corresponding memory cells are carried out. The repetition of verification and injection of electrons in the program operation is the same as the programming of memory cells that hold one-bit data.

[0057] In the flash memory shown in Fig. 10, the two bits of data to be programmed, Q2 and Q1, are input serially from the input-output terminal I/O and, the program input circuit 20 sends the program data Pout, which shows whether or not a program exists, to the page buffer PB in accordance with the combination of two-bit data. Accordingly, in the example shown in Fig. 10, four sets of data Q2 and Q1 are serially input from the input-output terminal I/O and the corresponding program data Pout is sent serially to four page buffers PB. When the program data Pout is stored in the latch circuits of all page buffers PB, injections of electrons into the floating gates and verify operations are repeated. At this time, electrons are injected into the memory cells that correspond to the page buffers in which the program data Pout showing that a program exists is stored.

[0058] In Fig. 10, the main control circuit 10 sends to the page buffer control circuit 12 the preload signal PRELOAD, which resets the page buffers, the program time control signal PH, which controls the length of time for which electrons are injected, the PH setup signal PHSETUP, which controls the setup time during which the bit line reaches the desired level according to the program data, and the discharge control signal PHDIS, which controls the word line discharge after the electrons are injected. The main control circuit 10, also sends to the program input circuit 20, program data control signals PGM0, PGM1, and PGM2, which are all on H level when programmed into states L1, L2, and L3. The three program cycles are controlled by these control signals.

[0059] The program input circuit 20 in Fig. 11A comprises an input gate transistor N30, which is controlled by the first write enable signal WE1, a latch circuit 22, inverters 23 and 24, gate transistors N31 through N34, which are controlled by clocks CK1 through 4 generated in accordance with the program data control signals PGM0 through 2, a NOR gate 26, an output gate transistor N35, which is controlled by the second write enable signal WE2, and a latch circuit 27 that holds the program data Pout.

[0060] The above clocks CK1 though 4 are generated by the clock generation circuit, which consists of NOR gates 28 and 31 and inverters 29, 30, 32, and 33 in accordance with the program data control signals PGM0-2. Fig. 11C is a table that shows the relationship between the program data control signals PGM0 through 2 and the clocks CK1 through 4 generated by them.

[0061] As shown in Fig. 11B, data Q2 and Q1 are alternately and serially input from the input signal Din to the program input circuit 20 in synchronization with the trailing edge of the external write enable signal WE/. and the first and second write enable signals, WE1 and WE2, are output alternately. Accordingly, in the program cycle to state L3 as shown in Fig. 12, data Q2 and Q1 for column 0, data Q2 and Q1 for column 1, data Q2 and Q1 for column 2, and data Q2 and Q1 for column 3 are input serially in synchronization with the write enable signal WE/. The first data to be input, Q2, is latched onto the latch circuit 22 in the program input circuit, and is entered into NOR gate 26 together with the data Q1 to be next latched.

[0062] In the L3 level program cycle, the program data control signal PGM2 is controlled at the H level and so clocks CK1 through 4, as shown in Fig. 11C, are controlled in “HLHL” and transistors N31 and N33 become conductive. Accordingly, the non-reversal data for data Q2 and the reversal data for data Q1 are input into the NOR gate 26. That is, when the combination Q2 = 0 and Q1 = 1, which corresponds to state L3, is entered, the program data Pout moves to the L level. In the L3 program cycle shown in Fig. 12, the program data Pout becomes “LHHH”. Fig. 11D shows the program data Pout generated for each column to correspond to the program data signals PGM0 through PGM2. In this chart, “1” and “0” correspond to level H and level L respectively.

[0063] As above, the program input circuit 20 generates the program data Pout = L with program for specific combinations of input data Q2 and Q1 using the program data control signals PGM0 through PGM2, which are generated to correspond to the states to be programmed. When the data does not correspond to the particular input data combination, program data Pout = H with non-program is generated. This program data Pout is supplied to all page buffers PB and is stored in the latch circuit LATCH. Then, electrons are injected into the floating gate of the corresponding memory cell.
in accordance with the stored program data.

Now specific program operations will be explained using Figs. 12, 13, and 14 for reference. In this example of the operation, a L3 level program operation is implemented, followed by a L1 level program operation and lastly a state L2 program operation. Note however, that any order can be set for these operations. The following explanation refers to both program and write operations and in both cases the operations involve injection of electrons into the floating gates of memory cells.

The L3 level program operation will be explained using Fig. 12. Firstly, the data to be written is input into NAND-type flash memory. The write data load command that corresponds to state L3 is first input, the program data control signal PGM2 is switched to High to enable loading of the data that corresponds to the L3 state. Next, the start point for the column address into which the write data will be loaded is specified. While the address is being specified, the bias control signal PBias is set to Low, the first set signal SET1 is set to High, and the latch circuits LATCH for page buffers PB0 through PB3 have nodes A set to High and nodes B set to Low. Next, write data is input according to external control. The data Q2 and Q1 to be recorded into the same memory cell is input continuously in Q2, Q1 order. The data Q2 and Q1 input from the input-output terminal I/O is logically synthesized in the program input circuit 20 shown in Fig. 11. The synthesized data, the program data Pout, is then input into the corresponding page buffer, and then stored in the latch circuit. As shown in Fig. 12, for a L3 level program, a latch circuit is set in each page buffer as follows.

Page buffer PB0: Pout = Low: A_0 = Low, B_0 = High
Page buffer PB1: Pout = High: A_1 = High, B_1 = Low
Page buffer PB2: Pout = High: A_2 = High, B_2 = Low
Page buffer PB3: Pout = High: A_3 = High, B_3 = Low

Here, if node A is low the bit line BL moves to level L and data is written to the corresponding memory cell (electrons are injected). If node A is high, writing of data is inhibited. In the above case, data is written to memory cell MC0, which corresponds to page buffer PB0.

After the write data is input, entry of a write start command corresponding to state L3 starts the write operation in accordance with the write data stored in the latch circuit of the page buffer. In this example, data is written in a write verify, write, write verify ... (program verify, program, program verify ....) sequence. In Fig. 12, for simplicity’s sake, it is assumed that sufficient data has been written to the memory cell by the one write operation.

First, write verification takes place. Write verification is done only when node A of the page buffer latch is Low. The verification procedure is substantially the same as for read operations but, in contrast, the page buffer is not set first. A voltage V3’ that is slightly higher than the standard voltage V3 is applied to the word line WL. Voltage V3’ can be the same as voltage V3, which is applied for read operations, but it can also be different. Normally, V3’ is set higher than V3 to place it some margin away from the read state. Write verification occurs before a write operation and so no data is yet written in memory cells. Accordingly, the memory cells are all conductive and the detection node SNS is at level L. Even if a High pulse is applied to the first set signal SET1, therefore, the state of latches in all page buffers will be held.

Next, the write operation is implemented. During a write operation, the program control signal PGMON is set on High. Therefore, the node A of latch circuit LATCH in each page buffer is electrically connected to the bit line BL and writing occurs in accordance with the write data stored in each latch. Therefore, the voltage, or a write inhibit voltage is applied to the bit line BL. The time during which the PH setup control signal PHSETUP is set on High is set so that this bit line BL can be properly charged or discharged. Next, by setting the program time control signal PH on High, a high voltage Vpp is applied to the word line WL. This rising voltage Vpp applies the write stress to the memory cell and is approximately 20 V. Note however, that this voltage depends on the memory cell process parameter and therefore is not necessarily always 20 V. After the voltage Vpp is applied to the word line for a certain length of time, then, the discharge control signal PHDIS will be set on High, and the voltage Vpp that was applied to the word line WL will be discharged.

Next, the write verification cycle starts. The procedure is as explained above. This time, we assume that adequate data has been written in the memory cells and so when a High pulse is applied to the first set signal SET1, the detection node SNS_0 in page buffer PB0 reaches a High level. Accordingly, A_0 = High and B_0 is Low in the latch circuit and write verification passes. This completes the write operation. As a result, the write operation is implemented only in memory cell MC0 which is connected to the page buffer PB0 and the memory cell MC0 holds the L3 state.

Next, the L1 level program will be explained using Fig. 13. The procedure for inputting write data is the same as for writing data in the L3 level. Firstly, a write data load command corresponding to L1 is entered, the program data control signal PGM0 set to High, and L1 data is placed in a load enable state. Next, the start point for the column address in which the write data will be loaded is specified. While this address is being specified, in the latch circuits of all page buffers node A is set to High and node B to Low. Next, as with the level L3 write operation, the four columns of write
data Q2 and Q1 are continuously input. Each piece of write data Q2 and Q1 is synthesized in a logical synthesis circuit using the program input circuit 20 and stored in the page buffer corresponding to the output Pout. For the L1 level, each page buffer latch is set as follows.

Page buffer PB0: Pout = High: \( A_0 = \text{High}, \ B_0 = \text{Low} \)
Page buffer PB1: Pout = High: \( A_1 = \text{High}, \ B_1 = \text{Low} \)
Page buffer PB2: Pout = Low: \( A_2 = \text{Low}, \ B_2 = \text{High} \)
Page buffer PB3: Pout = High: \( A_3 = \text{High}, \ B_3 = \text{Low} \)

Accordingly, write enable data is stored in page buffer PB2 and then data is written to the corresponding memory cell.

[0072] Firstly, write verification is implemented. Here verification of level L1 takes place and so a voltage V1' slightly higher than the standard voltage V1 is applied to the word line WL. This write verification takes place before the write operation and so data is not yet written in the memory cells. Even when a High pulse is applied to the first set signal SET1, since the detected level SNS is low, the latches of all page buffers will hold their state.

[0073] Next, the write operation is implemented. The voltage Vpp applied to the word line WL applies a write stress to the memory cell and is approximately 17 V. The threshold voltage at the L1 level is low and few electrons are injected. Therefore, the voltage is lower than for the L3 level. Note however, that the same voltage Vpp used for writing at the L3 and L2 levels can be used.

[0074] Next, write verification is entered. The procedure is as explained previously. This time it is assumed that adequate data has been written into the memory cells and so when a High pulse is applied to the first set signal SET1, the detection node SNS_2 in the page buffer PB2 will move to the High level. Accordingly, A_2 will be High and B_2 will be low and write verification will pass. This ends the write operation.

[0075] Lastly, writing of level L2 will be explained using Fig. 14. The input procedure for write data is the same as for L3 and L1 level writing. Firstly, a write data load command that corresponds to L2 is entered and the program data control signal PGM1 is moved to High to enable L2 data to be loaded. Next, after specifying the start point of the column address into which write data will be loaded, write data Q2 and Q1 are entered in accordance with external control. The page buffer latches are set as follows using logical synthesis of the program input circuit 20.

Page buffer PB0: Pout = High: \( A_0 = \text{High}, \ B_0 = \text{Low} \)
Page buffer PB1: Pout = Low: \( A_1 = \text{Low}, \ B_1 = \text{High} \)
Page buffer PB2: Pout = High: \( A_2 = \text{High}, \ B_2 = \text{Low} \)
Page buffer PB3: Pout = High: \( A_3 = \text{High}, \ B_3 = \text{Low} \)

Accordingly, data is written into memory cells that correspond to page buffer PB1.

[0076] After the write data is input, entry of the write start command that corresponds to L2 starts writing in accordance with the write data stored in the page buffer latch. Firstly, write verification is implemented. Write verification only occurs when node A of the page buffer latch circuit is Low. Here, standard voltage V2', which is slightly higher than standard voltage V2 is applied to the word line WL. Voltage V2' can be the same as voltage V2, which is used during a read operation, or it may be different. Normally, V2' is set so that V3>V2'>V2. This ensures that a margin is maintained from the read state. Here in write verification, since the memory cell is not programmed yet, the page buffer latch circuit maintains its state.

[0077] Next, the write operation is implemented. By changing the program period control signal PH to High, the rising voltage Vpp applied to the word line is approximately 18 V. It is preferable that this voltage is lower than that for L3 but higher than that for L1. Note however that this voltage can be the same as the rising voltage Vpp used in writing at other Vt levels.

[0078] Next, write verification is implemented. The procedure is as explained previously. Here, it is assumed that sufficient data has been written into the memory cells and so when a High pulse is applied to the first set signal SET1, the detection node SNS_1 in the page buffer PB1 moves to the High level. Accordingly, node A_1 is High and B_1 is Low in the latch circuit and write verification passes. This ends the write operation.

[0079] As described above, the program input circuit generates program data that shows whether or not a program exists in accordance with the combination of write data. Accordingly, the program data is stored in one latch circuit within the read buffer circuit and, program operation is implemented according to the program data in all states L1, L2, and L3.

[0080] In the above example, when data is input from the outside, data Q2 and Q1, which is not essentially continuous, must be entered as continuous for writing. Except for this point, the page buffers are essentially the same as in single value NAND flash memory, enabling the writing of multi-value data. Also, a method described below can be used to eliminate the demerits of non-continuous data Q2 and Q1 being entered continuously.
Fig. 15 explains another program input circuit. As shown in Fig. 15A, there is a plurality of program input circuits 20 to correspond to the number of page buffers. The collated data Q1 and Q2 to be input is stored into two latch circuits within each program input circuit 20. In other words, as shown in Fig. 15B, each program input circuit is equipped with two latch circuits 22 and 40. The Q1 load signal Q1LOAD causes the transistor N41 to become conductive and data Q1 is loaded into latch circuit 40. The Q2 load signal Q2LOAD causes transistor N30 to become conductive and data Q2 is loaded into latch circuit 22. Then, clock signals CK1 through CK4 are generated as shown in the table in Fig. 15C to correspond to the program data control signals PGM0 through PGM2 that are generated in accordance with the levels L0, L1, and L2 to be generated. The program data signal Pout is then output in accordance with the data Q1 and Q2 combination. Since latch circuit 40 has been added in the table in Fig. 15C, clock CK3 and CK4 levels are the reverse of those in the table shown in Fig. 11C. Except for this, the operation of the program input circuits is the same as for the circuits described above.

As explained above, the number of program input circuits 20 is the same as the number of memory cells that can have data written into them at the same time. This means that when write data is entered from an external source, the need for data to be rearranged externally disappears. If write data is entered from the external source in the same order as read data, it can be temporarily stored in the logical synthesis circuit. Later, the write data corresponding to the write level will be automatically logically synthesized within the device and automatically transferred to the page buffer corresponding to the program data Pout, and data will be written at each writing level.

Figs. 16 and 17 are detailed write timing charts when program input circuits are used. They differ from Figs. 12, 13, and 14 above as follows. As shown in Fig. 16, four columns of data Q2 are first entered and stored in the latch circuit 22 of the corresponding program input circuit 20, then four columns of data Q1 are entered and stored in latch circuit 40 in the corresponding program input circuit 20. Afterwards, data is written to the L3, L1, and L2 levels in that order. That is, data Q2 and Q1 do not have to be entered separately for every write operations to each level.

As shown in Fig. 16, when data is written to level L3, the program data control signal PGM2 is set to High and level L1 writing starts. Then, program data control signal PGM1 is set to high and level L2 writing starts. The write verification and write operations are as described above.

As shown in Fig. 16, when data is written to level L3, the program data control signal PGM2 is set to High and the L level is latched to node A_0 in the latch circuit within the page buffer PB0. The H level is latched to the other nodes, A_1, A_2, and A_3, within the page buffer. Accordingly, in later program operations, electrons are injected only into memory cells that correspond to the page buffer PB0. When the write verification, write operation, and write verification for writing data in level L3 as shown in Fig. 16 occur, operations move to those shown in Fig. 17. The program data control signal PGM0 is set to High and level L1 writing starts. Then, program data control signal PGM1 is set to High and level L2 writing starts. The write verification and write operations are as described above.

Fig. 18 is a schematic view of a further memory device embodying the invention, that has a plurality of flash memories. In the example shown in Fig. 18, a program input circuit 20 is provided as an external circuit for the four flash memory devices, FM0 through FM3. When a plurality of memory devices, for example memory cards, are mounted together, provision of a common program input circuit 20 enables reduction of the sizes of the chips in those flash memory devices. It is preferable that the common program input circuit 20 can store the data Q2 and Q1 for the columns that can have data written into them at the same time. This means that when write data is entered from an external source, the need for data to be rearranged externally disappears. If write data is entered from the external source in the same order as read data, it can be temporarily stored in the logical synthesis circuit. Later, the write data corresponding to the write level will be automatically logically synthesized within the device and automatically transferred to the page buffer corresponding to the program data Pout, and data will be written at each writing level.

As explained above, the number of program input circuits 20 is the same as the number of memory cells that can have data written into them at the same time. This means that when write data is entered from an external source, the need for data to be rearranged externally disappears. If write data is entered from the external source in the same order as read data, it can be temporarily stored in the logical synthesis circuit. Later, the write data corresponding to the write level will be automatically logically synthesized within the device and automatically transferred to the page buffer corresponding to the program data Pout, and data will be written at each writing level.

The scope of the present invention is defined by the accompanying claims.

1. Nonvolatile memory, comprising; of which each holds one of
   a plurality of cell transistors 2^N threshold voltage states, and N = 2;
   a plurality of bit lines (BL) and word lines (WL) to which said cell transistors are connected; and
   a read buffer circuit (PB), connected to said bit lines, for detecting the threshold voltage states of said cell transistors;
   characterised in that:
   
   said read buffer circuit comprises a latch circuit (LATCH) that latches read data in accordance with said detected
   threshold voltage state, and a first (N17, N20) and a second (N16, N18) latch reversal circuit that reverse the
   latch state of said latch circuit into a first and second state;
   
   wherein when a first bit of data held in cell transistor is to be read, said read buffer circuit uses said first latch reversal
   circuit to reverse or not reverse the latch circuit having an initial state in accordance with the detected first and
   second, or third and fourth threshold voltage state, then outputs the latch state as the first bit of data; and
   wherein when a second bit of data held by the cell transistor is to be read, said read buffer uses said first latch
reversal circuit to reverse or not reverse the latch state corresponding to said first bit of data in accordance with the detected first or second threshold voltage state, then uses said second latch reversal circuit to reverse or not reverse the latch state in accordance with the subsequently detected third or fourth threshold voltage state, and then outputs the latch state as the second bit of data.

2. The nonvolatile memory according to claim 1,
wherein said cell transistors have floating gates (FG) that accumulate electric charge and control gates (CG) that are connected to said word lines;
wherein when said first bit of data is read, the second standard voltage between said first and second threshold voltages and said third and fourth threshold voltages is applied to said word lines; and
wherein when said second bit of data is read, the first standard voltage between said first and second threshold voltages is applied to said word lines and then the third standard voltage between said third and fourth threshold voltages is applied to said word lines.

3. The nonvolatile memory according to claim 1 or 2,
wherein said latch circuit of said read buffer circuit is reset to the initial state prior to said reading operation.

4. The nonvolatile memory according to claim 1, 2, or 3, wherein said first latch reversal circuit is activated in response to a first set signal so that said latch circuit is reversed with first node of said latch circuit moved to either the H or L level; and
wherein said second latch reversal circuit is activated in response to a second set signal so that said latch circuit is reversed with second node of said latch circuit moved to either the H or L level.

5. The nonvolatile memory according to claim 1, 2, 3, or 4, wherein said plurality of bit lines comprises a first bit line group and a second bit line group;
wherein said read buffer circuit further comprises a first read buffer circuit group, each read buffer circuit of which is connected to said first bit line group, and a second read buffer circuit group, each read buffer circuit of which is connected to said second bit line group;
wherein simultaneously as the first data is output from said second read buffer circuit group, said first read buffer circuit group reads and latches the second bit from said cell transistors; and
wherein simultaneously as the second data is output from said first read buffer circuit group, said second read buffer circuit group reads and latches the second bit from said cell transistors.

6. The nonvolatile memory according to claim 5,
wherein said first and second read buffer circuit groups serially output the read first and second data.

Patentansprüche

1. Nichtflüchtiger Speicher mit:
einer Vielzahl von Zelltransistoren, von denen jeder einen von 2N Schwellenwertzuständen hält und N=2 ist;
einer Vielzahl von Bitleitungen (BL) und Wortleitungen (WL), mit denen die Zelltransistoren verbunden sind; und
einer Lesepufferschaltung (PB), die mit den Bitleitungen verbunden ist, um die Schwellenwertspeicherzustände

der Zelltransistoren zu detektieren, dadurch gekennzeichnet, daß
die Lesepufferschaltung eine Verriegelungsschaltung (LATCH) umfaßt, welche gelesene Daten im Übereinstimmung
mit dem detektierten Schwellenwertspeicherzustand verriegelt, und eine erste (N17, N20) und eine zweite (N16,
N18) Verriegelungsumkehrschaltung, welche den Verriegelungszustand der Verrieglungsschaltung in einen ersten
und zweiten Zustand umkehrt;
bei dem dann, wenn ein erstes in einem Zelltransistor gehaltenes Datenbit gelesen werden soll, die Lesepuffer-
schaltung die erste Verriegelungsumkehrschaltung verwendet, um die Verriegelungsschaltung, die einen anfängli-
chen Zustand in Übereinstimmung mit dem detektierten ersten und zweiten oder dritten und vierten Schwellenwert-
speicherzustand hat umzukehren, dann den Schwellenwertspeicherzustand als ein erstes Datenbit ausgibt; und
bei dem dann, wenn ein zweites in dem Zelltransistor gehaltenes Datenbit gelesen werden soll, den Lesepuffer die
erste Verriegelungsumkehrschaltung dazu verwendet, den Verriegelungszustand entsprechend dem ersten Daten-
bit in Übereinstimmung mit dem ersten oder zweiten Schwellenwertspeicherzustand umzukehren, dann die zweite
Verriegelungsumkehrschaltung mit dem ersten oder zweiten Schwellenwertspeicherzustand umzukehren oder nicht, und dann den
Verriegelungszustand als ein zweites Datenbit auszugeben.
2. Nichtflüchtiger Speicher nach Anspruch 1, bei dem die Zelltransistoren schwimmende Gates (FG) haben, die elektrische Ladungen akkumulieren, und Steuergates (CG), die mit den Wortleitungen verbunden sind; bei dem dann, wenn das erste Datenbit gelesen wird, die zweite Standardspannung zwischen den ersten und zweiten Schwellenwertspannungszuständen und den dritten und vierten Schwellenwertspannungszuständen auf die Wortleitungen aufgebracht wird; und bei dem dann, wenn das zweite Datenbit gelesen wird, die erste Standardspannung zwischen des ersten und zweiten Schwellenwertspannungszuständen und auf die Wortleitungen aufgebracht wird und dann die dritte Standardspannung zwischen dem dritten und vierten Schwellenwertspannungszuständen auf die genannten Wortleitungen aufgebracht wird.

3. Nichtflüchtiger Speicher nach Anspruch 1 oder 2, bei dem die Verriegelungsschaltung der Lesepufferschaltung vor der genannten Leseoperation in den anfänglichen Zustand zurückgesetzt wird.

4. Nichtflüchtiger Speicher nach Anspruch 1, 2 oder 3, bei der die erste Verriegelungsumkehrschaltung ansprechend auf ein erstes Setzsignal aktiviert wird, so daß die Verriegelungsschaltung mit einem ersten Knoten der genannten Verriegelungsschaltung entweder auf den H-Pegel oder auf den L-Pegel umgekehrt wird; und bei der die zweite Verriegelungsumkehrschaltung ansprechend auf ein zweites Setzsignal aktiviert wird, so daß die genannte Verriegelungsschaltung mit einem zweiten Knoten der genannten Verriegelungsschaltung entweder zu dem H-Pegel oder zu dem L-Pegel bewegt wird.

5. Nichtflüchtiger Speicher nach Anspruch 1, 2, 3 oder 4, bei dem die Vielzahl von Bitleitungen eine erste Bitleitungsgruppe und eine zweite Bitleitungsgruppe umfaßt; bei der die Lesepufferschaltung ferner eine erste Lesepufferschaltungsgruppe umfaßt, von der jede Lesepufferschaltung mit der ersten Bitleitungsgruppe verbunden ist, und eine zweite Lesepufferschaltungsgruppe, von der jede Lesepufferschaltung mit der zweiten Bitleitungsgruppe verbunden ist; wobei dann wenn die ersten Daten von der zweiten Lesepufferschaltungsgruppe ausgegeben werden, gleichzeitig die erste Lesepufferschaltungsgruppe das zweite Bit von den genannten Zelltransistoren liest und verriegelt; und wobei dann, wenn die zweiten Daten von der genannten ersten Lesepufferschaltungsgruppe ausgegeben werden, die zweite Lesepufferschaltungsgruppe das zweite Bit von den Zelltransistoren liest und verriegelt.

6. Nichtflüchtiger Speicher nach Anspruch 5, bei der die erste und die zweite Lesepufferschaltungsgruppe die gelesenen ersten und zweiten Daten seriell ausgeben.
2. Mémoire non volatile selon la revendication 1, dans laquelle les transistors de cellule possèdent des portes flottantes (FG) accumulant la charge électrique et des portes de commande (CG) reliées auxdites lignes de mots ; dans laquelle, lorsque ledit premier bit de données est lu, la deuxième tension standard régnant entre ledit premier et ledit deuxième seuil de tension et entre ledit troisième et ledit quatrième seuil de tension est appliquée auxdites lignes de mots et dans laquelle, lorsque ledit deuxième bit de données est lu, la première tension standard régnant entre ledit premier et ledit deuxième seuil de tension est appliquée auxdites lignes de mots, puis la troisième tension standard régnant entre ledit troisième et ledit quatrième seuil de tension est appliquée auxdites lignes de mots.

3. Mémoire non volatile selon la revendication 1 ou 2, dans laquelle ledit circuit latch dudit circuit de mémoire tampon de lecture est remis à l’état initial avant ladite opération de lecture.

4. Mémoire non volatile selon la revendication 1, 2 ou 3, dans laquelle ledit premier circuit d’inversion latch est activé en réponse à un premier signal défini de sorte que ledit circuit latch est inversé avec le premier noeud dudit circuit latch passé au niveau H ou L et dans laquelle ledit deuxième circuit d’inversion latch est activé en réponse à un deuxième signal défini de sorte que ledit circuit latch est inversé avec le deuxième noeud dudit circuit latch passé au niveau H ou L.

5. Mémoire non volatile selon la revendication 1, 2, 3 ou 4, dans laquelle ladite pluralité de lignes binaires comprend un premier groupe de lignes binaires et une deuxième groupe de lignes binaires, dans laquelle ledit circuit de mémoire tampon de lecture comprend en outre un premier groupe de circuits de mémoire tampon de lecture, chaque circuit de mémoire tampon de lecture étant relié audit premier groupe de lignes binaires ainsi qu’un deuxième groupe de circuits de mémoire tampon de lecture, chaque circuit de mémoire tampon de lecture étant relié audit deuxième groupe de lignes binaires, dans laquelle simultanément, lorsque les premières données sortent dudit deuxième groupe de circuits de mémoire tampon de lecture lit et verrouille le deuxième bit provenant desdits transistors de cellule et dans laquelle simultanément, lorsque les deuxièmes données sortent dudit premier groupe de circuits de mémoire tampon de lecture, ledit deuxième groupe de circuits de mémoire tampon de lecture lit et verrouille le deuxième bit provenant desdits transistors de cellule.

6. Mémoire non volatile selon la revendication 5, dans laquelle ledit premier et ledit deuxième groupe de circuits de mémoire tampon de lecture sortent en série les premières et deuxièmes données de lecture.
FIG. 1

Data 1
(L0)

CG

Data 0
(L1, L2, L3)

Electrons

S
Sub
D

S
Sub
D
FIG. 3

Block 0

Block 1

BL0

BL2

BL3

SG1.0

SG2.0

SG2.1

SG1.1

MC00

MC10

MC20

MC30

ARVSS

PB

PB

PB

PB
FIG. 5

PB

Vcc

P21

P22

LD

N25

N26

RD

N13

PGMON

PBIAS

P12

LATCH

N16

A

B

N17

SNS

N18

SET2

N20

SET1

N11

DIS

BLCNTRL

N10

BL
<table>
<thead>
<tr>
<th>Stored Data</th>
<th>Q1</th>
<th>Q2</th>
<th>WL</th>
<th>1st cycle</th>
<th>2nd cycle</th>
<th>Latch State</th>
<th>1st cycle</th>
<th>2nd cycle</th>
<th>Q1</th>
<th>Q2</th>
<th>Q1</th>
<th>Q2</th>
<th>Q1</th>
<th>Q2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q0</td>
<td>0</td>
<td>0</td>
<td>WL=V2</td>
<td>WL=V1</td>
<td>WL=V3</td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
<td>Q0</td>
</tr>
<tr>
<td>Q1</td>
<td>0</td>
<td>0</td>
<td>WL=V1</td>
<td>WL=V1</td>
<td>WL=V3</td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
<td>Q1</td>
</tr>
<tr>
<td>Q2</td>
<td>1</td>
<td>0</td>
<td>WL=V2</td>
<td>WL=V1</td>
<td>WL=V3</td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
<td>Q2</td>
</tr>
<tr>
<td>Q3</td>
<td>1</td>
<td>1</td>
<td>WL=V1</td>
<td>WL=V1</td>
<td>WL=V3</td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SET1=High</td>
<td>SET2=Low</td>
<td>SET2=Low</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
<td>Q3</td>
</tr>
</tbody>
</table>

**FIG. 6**
FIG. 7

Read Operation

These timing are decoded by the page address.
FIG. 9

Read Operation

CMD

RE/

I/O


R/BSY

PRESET

EVAL

SET

SG1

WL

V2

V1

V3

V1

V3

SG2

RD (LD=0V)

PGMON

DIS

PBIAS

BLONTRL

SET1.0

SET2.0

SET1.1

SET2.1

Store Q2 in GPB0.1

Output Q2 from GPB0

Store Q1 in GPB0

Output Q2 from GPB1

Store Q1 in GPB1

Output Q1 from GPB0

Output Q1 from GPB1
FIG. 11A

Program Input Circuit

FIG. 11B

FIG. 11C

<table>
<thead>
<tr>
<th></th>
<th>PGM0</th>
<th>PGM1</th>
<th>PGM2</th>
</tr>
</thead>
<tbody>
<tr>
<td>CK1</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>CK2</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>CK3</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
<tr>
<td>CK4</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
</tbody>
</table>

FIG. 11D

\[
\begin{array}{ccc|ccc}
| PGM0 = High | & | PGM1 = High | & | PGM2 = High | & \\
| Column 0 & 1 & 2 & 3 | Q2 & 0 & 0 & 1 & 1 | Q1 & 1 & 0 & 0 & 1 | & Q2 & 0 & 0 & 1 & 1 | Q1 & 1 & 0 & 0 & 1 | \\
| Q1 | 1 & 0 & 0 & 1 | 1 & 0 & 0 & 1 | | 1 & 0 & 0 & 1 | | \\
| L1 data | 1 & 1 & 0 & 1 | & | & & | L2 data | 1 & 0 & 1 & 1 | & | L3 data | 0 & 1 & 1 & 1 |
FIG. 12

L3 Level Program Operation (PGM2=H)

- **CMD** (data read command for L3)
- **CMD** (program start command)

**I/O**
- **WE**
- **I/O**
- **Post**
- **R/BSY**
- **PRESET**
- **EVAL**
- **SET**
- **RELOAD**
- **nSETUP**
- **PH**
- **PHDIS**
- **S1**
- **WL**
- **SG1**
- **LD** (RD=OV)

**PGMON**
- **DIS** (OV)
- **PBIAS**
- **ICNTL**
- **SET1**
- **SET2** (OV)

**PB0 SNS 0**
- **A0**
- **B0**
- **YD1(0)**

**PB1 SNS 1**
- **A1**
- **B1**
- **YD1(1)**

**PB2 SNS 2**
- **A2**
- **B2**
- **YD1(2)**

**PB3 SNS 3**
- **A3**
- **B3**
- **YD1(3)**

- **Data latch (L3)**
- **Data latch (L2)**
- **Data latch (L1)**
- **Data latch (L0)**

- **Program**
- **Verify pass**
- **Program inhibit**
FIG. 15A

Program Input Circuit

FIG. 15B

FIG. 15C

<table>
<thead>
<tr>
<th></th>
<th>PGM0</th>
<th>PGM1</th>
<th>PGM2</th>
</tr>
</thead>
<tbody>
<tr>
<td>CK1</td>
<td>L</td>
<td>H</td>
<td>H</td>
</tr>
<tr>
<td>CK2</td>
<td>H</td>
<td>L</td>
<td>L</td>
</tr>
<tr>
<td>CK3</td>
<td>H</td>
<td>H</td>
<td>L</td>
</tr>
<tr>
<td>CK4</td>
<td>L</td>
<td>L</td>
<td>H</td>
</tr>
</tbody>
</table>
FIG. 17
L1, L2 Level Program Operation (PGM0=H, PGM1=H)