EUROPEAN PATENT SPECIFICATION

Date of publication and mention of the grant of the patent: 24.09.2003 Bulletin 2003/39

Application number: 98102345.0

Date of filing: 11.02.1998

Static type semiconductor memory device with timer circuit

Statische Halbleiterspeicheranordnung mit Zeitgeberschaltung
Dispositif de mémoire statique à semiconducteurs ayant un circuit de temporisation

Designated Contracting States: DE FR GB

Priority: 27.02.1997 JP 4404097

Date of publication of application: 02.09.1998 Bulletin 1998/36

Proprietor: NEC Electronics Corporation
Kawasaki, Kanagawa 211-8668 (JP)

Inventor: Inaba, Hideo, c/o NEC IC Micr. Syst. Ltd.
Kawasaki-shi, Kanagawa (JP)

Representative: Baronetzky, Klaus, Dipl.-Ing.
Splanemann Reitzner
Baronetzky Westendorp
Patentanwälte
Rumfordstrasse 7
80469 München (DE)

References cited:


Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).
Description

Background of the Invention

1. Field of the Invention

[0001] The present invention generally relates to a technique on a semiconductor device, and more specifically, to the technique for applying a boosted voltage to a word line for a predetermined time in a static type semiconductor memory device.

2. Description of the Related Art

[0002] From US 5,132,931, a random access memory is known which has a sense enable timing circuit. However, with such a memory, the delay of the timing circuit may be different from the RC time delay of the memory cell.

[0003] Recently, needs of portable appliances such as portable telephones are considerably increased, and thus a static type semiconductor memory device (to be referred to as an "SRAM" hereinafter) is widely utilized to store data required in such a portable appliance. This is because the portable appliance is generally operated by a battery built therein and the SRAM has such a merit that the data can be saved with low power consumption in a non-operating state of the portable appliance. Therefore, the SRAM is convenient for a long time operation. As a consequence, in order that the battery-operated portable appliance can be operated for longer time, it is strongly needed that the SRAM can be operated with a lower drive voltage and with a lower current consumption.

[0004] As a low power consumption type SRAM in which the need to reduce current consumption of such an SRAM in a standby mode is realized, there is known a full CMOS cell type SRAM which is composed of a P-channel transistor and an N-channel transistor, and a TFT (Thin-Film Transistor) cell type SRAM. However, in the full CMOS cell type SRAM, since the P-channel transistor and the N-channel transistors are both used, the chip size is increased. Also, in the TFT cell type SRAM, a polysilicon layer manufacturing step is further increased in an SRAM using a high resistance load type memory cell. Accordingly, the higher manufacturing cost is required in both the full CMOS cell type SRAM and the TFT cell type SRAM.

[0005] In an SRAM device having a memory capacity of approximately 1 Mbits, a high resistance load type cell is generally used. In addition, a resistance value of approximately 1 Mbits, a high resistance load type memory cell is required in both the full CMOS cell type SRAM and the TFT cell type SRAM. Therefore, the SRAM is convenient for a long time operation. As a consequence, in order that the battery-operated portable appliance can be operated for longer time, it is strongly needed that the SRAM can be operated with a lower drive voltage and with a lower current consumption.

[0006] Also, for the need of lowering a drive voltage, read/write operations of the SRAM device are realized with a low voltage. In addition, a data holding mode is employed in a standby state to hold the written data in a voltage lower than the normal drive voltage (e.g., 2 V listed in catalog). As a result, the written data can be guaranteed. As a result, power consumption of the SRAM device in an non-operating state can be reduced.

[0007] The circuit structure of The above-described conventional SRAM device is described in, for example, Japanese Laid-open Patent Application (JP-A-Showa 63-282992) and Japanese Laid-open Patent Application (JP-A-Heisei 3-156795). The circuit structure of the SRAM device will now be described with reference to a circuit block diagram shown in Fig. 1A and a circuit structure of a memory section thereof shown in Fig. 1B.

[0008] That is, Fig. 1A shows a circuit structure of an SRAM device with employment of high resistance load type memory cells 10, in which (m x n) high resistance load type memory cells 10 are driven by "m" of word lines WL1, WL2, ... made of polysilicon and by "n" digit (bit) line pairs DG1 and CDG1, DG2 and CDG2, ... A word decoder 13 inputs address signals A0 to An, and a control signal 21 to select one of these word lines WL1, WL2, ... Also, the control signal 21 is amplified by a buffer logic circuit 19 and the amplified control signal 21 is supplied to a dummy word line DWL1. A signal derived from this dummy word line DWL1 is supplied via a word line voltage boosting circuit 12 to the word decoder 13.

[0009] Each of the high resistance load type memory cells 10 is connected to a corresponding one of the word lines WL1, WL2, ... Also, each of the high resistance load type memory cells 10 is connected to a corresponding pair of the bit line pairs DG1, CDG1, DG2, CDG2, ... As shown in Fig. 1B, each of these high resistance load type memory cells 10 is composed of memory cell driving MOS transistor QD1 and QD2, transfer transistors QT1 and QT2 for the memory cell, and load resistors R.

[0010] Figs. 2, 3A, 3B, 4A and 4B show waveform diagrams for explaining operations of the high resistance load type memory cell 10. That is, Fig. 2 shows an operation waveform diagram of the high resistance load type memory cell 10 when the operation state of this memory cell 10 is changed from the actual use state to the data holding state, and from the data holding mode to the actual use state. Figs. 3A and 3B show internal operation waveform diagrams of the high resistance load type memory cell 10 in T seconds (i.e., time described in catalog and shown in Fig. 2) when the data read operation is carried out after the operation state of the memory cell 10 is changed from the data holding state to the actual use state. Figs. 4A and 4B show operation waveform diagrams of data holding nodes "a" and "b" in the high resistance load type memory cell 10 when a ray is irradiated.

[0011] Referring now to Fig. 2, a description will be made of operations of the data holding nodes "a" and "b" of the high resistance load type memory cell 10 when the operation of this memory cell 10 is changed between the actual use state and the data holding state. Since the potential level of the word line is the ground level in
the data holding state. When the voltage for the memory cell is changed between the voltage VCC in the actual use state and the voltage VDR in the data holding state, the potential at the high level side output node "a" is changed in accordance with the time constant, which is determined based on the resistance value of the high resistor element R and the load capacitance of the node "a".

[0012] It is now assumed that the operation of the memory cell 10 is changed from the data holding state to the actual use state. Also, it is assumed that the potential of the word line WL1 selected based on the address signals A0 to An is changed to the boosted word line voltage after the time T described in the catalog and then the read operation is carried out. In this case, the operation when the potential at the word line is not yet increased will now be described more in detail with reference to Fig. 3A and the operation when the potential at word line is still increased will now be described more in detail with reference to Fig. 3B.

[0013] As shown in Fig. 3A, in the case where the potential at the word line is not yet increased, the transfer transistor QT1 is not brought into the ON state, so that there is no change in the potential at the node "a". This is because the potential difference between the potential at the node "a" and the power supply voltage VCC in the actual use state is lower than the threshold voltage of the transfer transistor QT1. On the contrary, since the transfer transistor QT2 is brought into the ON state, the electric charges which have stored in the load of the bit line CDG1 will flow into the node "b". At this time, since the potential at the node "a" is low, the current ability of the drive MOS transistor QD2 using the potential at the node "a" as the gate potential is low. As a consequence, the potential at the node "b" is increased. Accordingly, the drive transistor QD1 is brought into the ON state so that there is no potential difference between the node "a" and the node "b". The potentials at the nodes "a" and "b" are inverted by a very small fluctuation in the current abilities of the drive transistors employed within the high resistance load type memory cell 10. As a result, the cell data would be destroyed.

[0014] However, as illustrated in Fig. 3B, in the case where the potential at the word line is boosted to the boosted voltage VBB higher than the threshold voltage of the transfer transistor QT1, both of the transfer transistors QT1 end QT2 are brought into the ON state. Accordingly, the electric charges will flow into the nodes "a" and "b" from the bit lines. As a result, the potential at the node "a" is increased. Even when the electric charge flows from the bit line into the node "b", the gate potential at the drive MOS transistor QD2 becomes high, so that the potential at the node "b" is not so increased. As a consequence, the data written into the high resistance load type memory cell 10 can be read without electrically destroying these written data.

[0015] In a 1-Mbit SRAM device having both of the above-described low current consumption operation mode and also a data holding mode, the low current consumption operation is realized by increasing the resistance value of the high resistance polysilicon layer in the high resistance load type memory cell 10. In this case, when the operation state of this memory cell 10 is changed from the data holding mode at the voltage of 2 V to the actual use state at the low operation voltage of 2.7 V, the long time period is required until a high level side output potential of this high resistance load type memory cell 10 is increased up to the power supply voltage in the actual use state. This is because the high level side output potential is applied via the high resistance load resistor. A high resistance load resistor element formed in a 1-Mbit SRAM device which is presently manufactured in mass production typically has the resistance value as high as 10 tera ohms, assuming that a consumed current in the standby state is selected to be on the order of 1 µA.

[0016] On the other hand, the chip size of the SRAM device is still reduced every year. At the same time, the mask pattern of a high resistance load resistor of the memory cell is also reduced. Also, the resistance value of the high resistance load resistor determined based on a dose amount of phosphorus ions into a polysilicon layer is largely fluctuated in a range of 8 to 18 tera ohms.

[0017] Here, assume that a diffusion layer capacitance of a drain of a memory cell driving transistor for holding cell data is selected to be on the order of 1.3 PF and a gate capacitance of another memory cell driving transistor of a flip-flop is selected to be on the order of 1.3 PF. In this case, a potential rising time period required until the drain node reaches from a voltage in the data holding state up to a power supply voltage in the actual state would become \(1 \cdot 3 \times 10^{-15} + 1.3 \times 10^{-15}\) x \(8 \text{ to } 18 \times 10^{12}\) = 21 to 47 msec.

[0018] On the other hand, the wait time period described in the catalog is generally selected to be on the order of 5 msec. Therefore, the read operation would be carried out before the potential rising time period required when the high level side output potential of this high resistance load type memory cell 10 is increased to the power supply potential.

[0019] Now, the SRAM device is tried to be manufactured with lower cost, and as a result of this, the chip size of the SRAM device is reduced, as described above. Also, the cell size of the high resistance load type memory cell is reduced. Therefore, it becomes practically difficult to maintain a current ability ratio of a cell transfer transistor to a cell driver transistor, namely (the current ability of the cell driver transistor)/(the current ability of the cell transfer transistor). The larger this current ability ratio is increased, the better the current holding ability of the high resistance load type memory cell is increased. As a result, the potential difference between the high level side output potential of the high resistance load type memory cell and the low level side output potential thereof is lowered, so that the cell data would be destroyed.
As previously explained, the time period originally required to increase the potential of the word line is about 21 to 47 msec. If the time period during which the potential of the word line is boosted becomes longer than this originally required time period, then the operation speed of the memory devices decreases. Therefore, there is another problem in that the \( \alpha \)-ray endurance amount would be lowered.

Next, operations of this high resistance load type memory cell when the \( \alpha \)-ray is irradiated will now be explained with reference to Figs. 4A and 4B. That is, Fig. 4A illustrates operation of the memory cell 10 when the potential at the word line is not increased, whereas Fig. 4B shows operation of the memory cell 10 when the potential at the word line is increased, while the \( \alpha \)-ray is irradiated. When the potential at the word line is increased, the gate voltages of the transfer transistors \( QT1 \) and \( QT2 \) are increased. Accordingly, the current ability thereof are increased. However, when one word line is selected and the potential at this word line becomes the high level, the potential at the node “b” on the low level side of the cell data is increased in the case where the potential at the word line is increased as shown Fig. 4B than in the case where the potential at the word line is not increased as shown Fig. 4A. In this case, if the \( \alpha \)-ray is irradiated at time \( t0 \), the potential drop may easily occur in the node “a” at the high level potential when the potential at the node “b” is high. This is because the above-described current ability ratio of the transfer transistor \( QT1 \) to the driver transistor \( QD1 \) is lowered. Accordingly, the cell data would be readily destroyed.

As described above, the word line voltage is desirably boosted in the data read operation in the SRAM device. However, if the read/write operation of the SRAM device is waited until the high level side output potential reaches the power supply potential, there is another problem in that the operation of an overall system would be delayed. Also, if the word line voltage is boosted for too long time, the \( \alpha \)-ray endurance would be lowered. Therefore, the word line voltage boosting operation should be stopped after a predetermined time period.

To avoid the problems, the conventional circuit shown in Fig. 1 is proposed to control the time period required to boost the potential at the word line. In this conventional time control circuit, the word line voltage boosting circuit 12 is driven using the dummy word line DWL1 until the boosted potential at the dummy word line DWL1 becomes the power supply voltage. Thus, the dummy word line DWL1 is employed so as to confirm that any one of the word lines is selected.

As previously described, the time period originally required to increase the potential at the word line is about 21 to 47 msec. However, in the conventional circuit in which the word line voltage boosting circuit 12 is driven using the dummy word line DWL1, it is practically difficult to produce such long delay time with high precision.

Also, it is difficult to realize such a long delay time by a delay circuit composed of inverters. In other words, even when this inverter type delay circuit is constituted under the worst condition, the normal operation speed of an SRAM device is selected to be on the order of “nsec” (nanosecond). On the other hand, when this inverter type delay circuit is constituted of inverters, a large number of inverter elements are necessarily required, because the operation speed on the order of “msec” (millisecond) is longer than “nsec” by 6 digits. As a consequence, the chip area is increased, and the higher cost is required. Thus, it is practically impossible to construct such a long time delay circuit of inverters.

Further, it is extremely difficult to produce a timer circuit composed of a resistor R and a capacitor C such that the delay time is adjusted so as to be fitted to the high resistance value of the high resistance load type memory cell. This is because the high resistance value would be fluctuated by the manufacturing condition. That is, the resistance value of the high resistor element is largely changed by the manufacturing condition of polysilicon. In addition, the number of high resistance elements is 2 million in a 1-Mbit high resistance load type SRAM. Therefore, fluctuations in these resistance values are considerably increased.

An SRAM device is disclosed in, for instance, Japanese Laid-open Patent Application (JP-A-Heisei 5-6675), in which the word line voltage boosting circuit is used to realize the write operation with a low voltage. In this conventional example, the high level side output potential of a high resistance load type memory cell is applied from a bit line by a word line voltage boosting circuit in the write operation. As a result, a large potential differences is given between the high level side output potential of the high resistance load type memory cell and also to the low level side output potential thereof. However, the boosting operation is performed only to the write operation.

Summary of the Invention

The present invention has been made to solve these problems in the conventional static type semiconductor memory devices. Therefore, an object of the present invention is to provide a static type semiconductor memory device in which a delay time of 26 msec to 47 msec can be produced in a simple delay time circuit with higher precision.

The object of the present invention is solved by claim 1.

The features of the preamble of claim 1 are known from US 4,896,297.

The timer circuit includes a comparing circuit section for comparing a voltage of one terminal of the
transistor whose source is connected to the ground, a resistor load type memory cell, respectively.

One of the N-channel transistors is the replica of one of the MOS transistors and the gate of the one N-channel transistor is connected to the replica of the load resistor.

In this case, the timer circuit includes the comparing circuit section in response to the start control signal, and a logical product circuit for controlling connection between the comparing circuit section and the output circuit section in response to the start control signal. The output circuit section includes a current mirror circuit.

The timer circuit may be composed of a first N-channel transistor whose source is connected to the ground, a chip select signal as the start control signal being supplied to a gate of the first N-channel transistor, a first P-channel transistor, a second N-channel transistor and a third N-channel transistor as the replica of one of the MOS transistors connected in series between the power supply voltage and a drain of the first N-channel transistor, a second P-channel transistor, a fourth N-channel transistor and a fifth N-channel transistor connected in series between the power supply voltage and a reference voltage generating circuit connected to a gate of the fifth N-channel transistor.

In this case, it is desirable that the timer resistor and the third N-channel transistor have substantially the same dimensions as those of the load resistor of one of the pairs and those of the MOS transistor of the other of the pairs. Also, desirably, patterns of the timer resistor and patterns of the third N-channel transistor are substantially the same as those of the load resistor of one of the pairs and the MOS transistor of the other of the pairs, respectively, and the timer resistor and the load resistor of one of the pairs the third N-channel transistor, and the third N-channel transistor and the MOS transistor of the other of the pairs are formed the same processes.

The predetermined time period is; substantially the same as the time period for which an output of the flip-flop on a high level side rises to the power supply voltage.

In order to achieve another aspect of the present invention, a static type semiconductor memory device includes a word decoder connected to a plurality of word lines, for decoding an address signal to select one of the plurality of word lines, a plurality of resistor load type memory cells connected to the plurality of word lines, a word line voltage boosting circuit connected to the word decoder, for boosting a voltage of the selected word line to a voltage higher than a power supply voltage in response to an entire boost control signal, and a timer circuit section for generating the entire boost control signal for a predetermined time period in response to a start control signal to activate the word line voltage boosting circuit.

The timer circuit section may include a plurality of timer circuits provided for ones of the plurality of resistor load type memory cells, wherein each of the plurality of timer circuits generates a boost control signal for an individual predetermined time period in response to the start control signal, and a logical product circuit
for generating the entire boost control signal from the boost control signal from each of the plurality of resistor load type memory cells.

[0041] Alternatively, the timer circuit section may include a current mirror circuit, an inverter connected to the current mirror circuit to output the boost control signal, a plurality of circuit sections provided for ones of the plurality of resistor load type memory cells, a first N-channel transistor connected to the plurality of circuit sections at a drain thereof and connected to the ground at a source thereof, a gate of the first N-channel transistor being connected to a chip select signal as the start control signal, and a voltage dividing circuit. In this case, each of the plurality of circuit sections includes a second N-channel transistor and a third N-channel transistor connected in series between the current mirror circuit and the drain of the first N-channel transistor, a fourth N-channel transistor and a fifth N-channel transistor connected in series between the current mirror circuit and the drain of the first N-channel transistor. Also, gates of the second and fourth N-channel transistors are connected to the chip select signal, and a gate of the fifth N-channel transistor is connected to the voltage dividing circuit, and a timer resistor connected between the gate of the third N-channel transistor and the power supply voltage. In addition, the resistor load type memory cell corresponding to the circuit section comprises two pairs of a load resistor and a MOS transistor, the two pairs are connected to form a flip-flop, and the timer resistor and the third N-channel transistor are replicas of the resistor of one of the pairs and that of the MOS transistor of the other of the pairs.

Brief Description of the Drawings

[0042] The present invention could be better understood in conjunction with the specification with reference to the following drawings:

Fig. 1A is a block diagram for illustrating the circuit structure of a conventional SRAM, and Fig. 1B is a circuit structure of a high resistance load resistor type memory cell section of the SRAM;

Fig. 2 is an operation waveform diagram for explaining the operation of the conventional SRAM circuit shown in Fig. 1;

Fig. 3A and Fig. 3B are waveform diagrams for explaining the operation of the conventional SRAM circuit shown in Fig. 1;

Figs. 4A and 4B are other waveform diagrams for explaining the operation of the conventional SRAM circuit shown in Fig. 1 when α-ray is irradiated;

Fig. 5A is a block diagram for illustrating the circuit structure of a static type semiconductor memory device such as an SRAM device using a timer circuit according to an embodiment of the present invention;

Fig. 5B is a circuit diagram for illustrating a memory cell section of this SRAM device shown in Fig. 5A;

Fig. 6 shows a mask pattern diagram of a high resistance load memory cell section illustrated in Fig. 5B;

Fig. 7 is a sectional view of the high resistance load memory cell section shown in Fig. 6 when it is cut along the line A-A;

Fig. 8 is a circuit structure for illustrating an example of the timer circuit shown in Fig. 5A;

Fig. 9 is a mask pattern diagram for illustrating a portion of the timer circuit of Fig. 5A;

Fig. 10 is a sectional view for illustrating the portion of the timer circuit shown in Fig. 9 when it is cut along the line B-B;

Fig. 11 is an operation waveform diagram for describing operation of the timer circuit shown in Fig. 5A;

Fig. 12A and Fig. 12B are operation waveform diagrams for explaining operations of the timer circuit shown in Fig. 5A;

Fig. 13 is a schematic circuit diagram for showing an SRAM circuit containing a timer circuit section according to a second embodiment of the present invention; and

Fig. 14 is a schematic circuit diagram for representing an SRAM circuit containing a timer circuit section according to a third embodiment of the present invention.

Description of the Preferred Embodiments

[0043] A static type semiconductor memory device of the present invention will be described below in detail with reference to the accompanying drawings.

[0044] First the static type semiconductor memory device such as an SRAM (Static Random Access Memory) device according to the first embodiment of the present invention will be described. Fig. 5A is a schematic block diagram for illustrating an SRAM device with employment of a timer circuit according to an embodiment of the present invention. Fig. 5B is a circuit diagram of a memory cell section of this SRAM device shown in Fig. 5A. Referring to Fig. 5A, the SRAM device is composed of a timer circuit 11, a word line voltage boosting circuit 12, a word decoder 13, and a memory cell array.

[0045] The memory cell array is composed of (m x n) high resistance load type memory cells 10. The memory cells 10 are connected to "m" word lines WL1, WL2, ..., made of polysilicon and to "n" digit (bit) line pairs DG1 and CDG1, DG2 and CDG2, ..., respectively. The timer circuit 11 is a timer circuit input a timing control signal to the word line voltage boosting circuit 12. The word decoder 13 inputs address signals A0 to An, and a control signal 21 to select one of these word lines WL1, WL2, ... The word line voltage boosting circuit 12 generates a voltage higher than a power supply voltage in response to the timing control signal from the timer circuit 11 and supplies the boosted voltage to the...
word decoder 13. Thus, the voltage of the selected word line is set to the boosted voltage.

As seen from Fig. 5A, in the first embodiment, the word line boosting circuit 12 is connected to the timer circuit 11, instead of the dummy word line DWL1 employed in the conventional SRAM of Fig. 1A.

As shown in Fig. 5B, the high resistance load memory cell 10 is composed of driving MOS transistors QD1 and QD2, transfer MOS transistors QT1 and QT2, and load resistors R. The driving transistors QD1 and QD2 are connected to the power supply voltage via the high resistance load resistors R, respectively, and connected each other in a cross connection manner to form a flip-flop. The transfer transistors QT1 and QT2 are connected between the bit lines DG1 and CDG1 and the source of the N-channel MOS transistor Q1 as a node "a" between the transistor QD1 and the resistor R and the node "b" between the transistor QD2 and the resistor R, respectively. The gates of the transfer transistors QT1 and QT2 are connected to the word line WL1, for example. It should be understood that the circuit structure of the high resistance load memory cell 10 is the same as that of the conventional high resistance load resistor type memory cell.

The plan view mask pattern of a portion of this high resistance load resistor type memory cell 10 is illustrated in Fig. 6. The cross section along the line A-A in Fig. 6 is shown in Fig. 7.

As shown in Figs. 6 and 7, in this mask pattern, diffusion layers 31 are formed on a semiconductor substrate. Gate polysilicon layers 33 are formed via a gate insulating layer on these diffusion layers 31 and 32. Second polysilicon layers 35 are formed via another insulating layer on these gate polysilicon 33. A diffusion layer aluminium contact 37 is formed between these second polysilicon 35.

Fig. 8 is a circuit diagram of the above-described timer circuit 11 shown in Fig. 5A. As shown in Fig. 8, this timer circuit 11 is a current mirror type sense amplifier, and is composed of N-channel MOS transistors Q1 to Q5, P-channel MOS transistors Q6 and Q7, and resistor elements R1 to R4.

The MOS transistors Q6, Q3 and Q1 are connected in series from the power supply voltage and the MOS transistors Q7, Q4 and Q2 are connected in series from the power supply voltage. The sources of the MOS transistors Q1 and Q2 are connected to the drain of the MOS transistors Q5 at a node x and the source of the MOS transistor Q5 is connected to the ground.

The gate of the N-channel MOS transistor Q1 as a node "d" is connected to the power supply voltage via the first resistor element R1 having a high resistance value (on the order of 10 tera ohms). Also, the gate of the N-channel MOS transistor Q2 as a node "c" is connected via the second resistor element R2 having a low resistance value (on the order of 1 MΩ) to a node between the resistor elements R3 and R4 of a dividing circuit connected between the power supply voltage and the ground. Thus, a comparing circuit is formed of the MOS transistors Q1, Q2 and Q5 and the resistors R1 to R4.

The gates of the MOS transistors Q6 and Q7 as a load circuit are connected each other and connected to the drain of the MOS transistor Q4 as a node β to form a mirror circuit. The drain of the MOS transistor Q3 as a node X is connected to an inverter 17. The output of the inverter 17 is supplied to the word line voltage boosting circuit 12 as the timing control signal.

The chip select signal CE is supplied to the gates of the MOS transistors Q3, Q4 and Q5.

In this manner, the transistors Q3 and Q4 are turned ON/OFF in response to the chip select signal CE, and the comparing circuit is connected to the load transistors Q6 and Q7 as the mirror circuit.

Fig. 9 shows a mask pattern diagram of a portion of the above-described timer circuit 11 illustrated in Fig. 8. Fig. 10 is a sectional view for illustrating the cross section along the line B-B in the portion of the timer circuit 11. This mask pattern is so arranged as illustrated in Fig. 9.

The MOS transistors Q1 and Q3 are replicas of the MOS transistors Q2 and QT2. Patterns for the MOS transistor Q1 are remained and the gate of the MOS transistor Q1 is connected to the gate of the MOS transistor QT1 to prevent that the MOS transistor Q1 is in the floating state. As a result, the drain capacitance and the gate capacitance are effective in the timer circuit.

A circuit section 16 of the timer circuit 11 includes the comparing circuit whose mask pattern is similar to that of the high resistance load resistor type memory cell 10 shown in Fig. 5B. As a consequence, this timer circuit 11 has a feature that a portion of the mask pattern of the high resistance load resistor type memory cell 10 shown in Fig. 6 can be utilized as it is as replicas.

Similar to Fig. 6, the structure of this resemblance portion shown in Fig. 10 is constructed in such a manner that diffusion layers 41 and 42 are provided on a semiconductor substrate. Gate electrodes 43 and 44 made of polysilicon are formed via an insulating layer on these diffusion layers 41. Second polysilicon layers 45 are formed via another insulating layer on these polysilicon 43. A diffusion layer aluminium contact 47 is formed between these second polysilicon 45.

In the mask pattern of a portion of the above-explained timer circuit 11 shown in Fig. 9, the patterns corresponding to the high resistor element R, the cell driver transistor QD2, and the cell transfer transistor QT2 of the high resistance load resistor type memory cell 10 shown in Fig. 6 are used as the patterns corresponding to the resistor R1, and the N-channel MOS transistors Q1 and Q3 of the timer circuit 11 illustrated in Fig. 9. Also, the patterns corresponding to the cell driver transistor QD1 and the cell transfer transistor QT1 shown in Fig. 6 are connected to a gate electrode made of polysilicon and then is fixed on the ground, as illustra-
trated in Fig. 9. With employment of such a structure, the load capacitance of the node "d" of Fig. 8 can be made equal to the load capacitance of the node "a" formed in the high resistance load memory cell 10.

[0061] Accordingly, when the voltage is changed from the voltage VDR to the voltage VCC, the voltage change of the node "d" shown in Fig. 8 may be made identical to change when the voltage at the node "a" in the high resistance load memory cell 10 reaches the voltage VCC. It should be understood that other N-channel MOS transistors Q2 and Q4 formed in the circuit section 16 illustrated in Fig. 8 may be formed by using the cell driver transistor and the cell transfer transistor of the high resistance load memory cell 10 of the cell array, which memory cell 10 is located adjacent to the circuit section 16, as represented in Fig. 7.

[0062] The node "d" shown in Fig. 8 is used as one input of the current mirror type sense amplifier. The node "c" is used as another input of the current mirror type sense amplifier to follow the power supply voltage change. A resistance value of this resistor element R2 is selected to be on the order of mega ohms so as to follow the power supply voltage. The resistor element is used in an opposite direction to the direction when the polysilicon layer is used as the high resistance polysilicon layer by implanting phosphorous ions. Also, other diffusion layers, polysilicon gate electrodes, and polysilicon layers functioning as resistor elements are left as a dummy circuit without any treatment.

[0063] The remaining transistors Q5 to Q7, resistor elements R3 and R4, and the inverter logic circuit 17 illustrated in Fig. 8 are formed in other places. Also, bit line aluminium wiring lines DG1 and DG2 utilized in the high resistance load memory cell 10 are used. In addition, a connection is accomplished using a second polysilicon layer which is used as the ground of the high resistance load resistor type memory cell 10 shown in Fig. 7.

[0064] Referring now to operation waveform diagrams of Figs. 11, 12A and 12B, a description will be made of operations of the timer circuit 11 according to this first embodiment. When the chip select signal CE is inputted to this timer circuit 11 (see time "t1" shown in Fig. 11) before the potential at the node "a" in the high resistance load memory cell 10 reaches the voltage VCC, the output "X" of the current mirror type sense amplifier becomes a high level potential, so that the logic output "Z" of the inverter 17 becomes a low level, as represented in Fig. 12B. At this time, the word line voltage boosting circuit 12 is controlled not to operate based on the output "Z" of the inverter 17 as the timing control signal.

[0065] In consequence, when the voltage of the memory cell is changed from the data holding state voltage VDR to the actual use state voltage VCC, the time period for which the word line voltage is required to be boosted can be calculated based on the CR time constant defined by the high resistor element of the high resistance load memory cell and the diffusion layer capacitance of the drain of the driving transistor on the high level side.

[0066] Therefore, as previously explained in this embodiment, the high resistor element of the high resistance load memory cell and the driving transistor thereof are used to form the timer circuit and used as the input portion for the sense amplifier without changing their shapes in the first embodiment. As a result, the operation of this sense amplifier can be made identical to the operation at the high level side node of the high resistance load memory cell.

[0067] Also, according to this first embodiment, the resistor elements of the timer circuit 11 are formed from the mask pattern completely identical to the shape of the high resistance load memory cell, or the mask exposure condition. Therefore, when the high resistance load resistor is formed to have either the maximum width or the minimum width, the resistor elements of the timer circuits are also formed to have either the maximum width or the minimum width.

[0068] Also, even if there is a fluctuation in the manufacturing condition such as the mask pattern exposure conditions, the phosphorus ion implantation amount and the polysilicon formation, the fluctuations of the high resistance load memory cell can also be reflected to the timer circuit 11.

[0069] Further, in a case where there is fluctuation in the resistance values of the high resistor elements, if a plurality of timer circuits are used or a plurality of sense amplifiers are used to have the same pattern shapes as those of the high resistance load memory cell, the optimal delay time fitted to the worst condition can be produced.

[0070] Also, the resistor element R of the high resistance load type memory cell 10 according to this first embodiment is made of polysilicon. The pattern of the resistor element R is fluctuated in width due to the fluctuations in the exposure condition of the mask pattern during the manufacturing steps. Therefore, the timer circuit 11 may be formed to include the resistor element R1 made of polysilicon which is formed to have the same width as that of the resistor element R.
[0073] In this manner, the maximum fluctuation value of the time period for which the word line voltage is required to be boosted can be previously set.

[0074] Fig. 13 is a circuit diagram for partially illustrating a static type semiconductor memory device according to a second embodiment of the present invention. That is, as shown in Fig. 13, a timer circuit section is composed of a plurality of timer circuits 11a, 11b, ..., 11n each of which is the same as the timer circuit shown in Fig. 8 and an AND gate circuit 18. The timer circuits 11a, 11b, ..., 11n are provided for memory cells dispersed in the memory cell array. The outputs of all the timer circuits 11a, 11b, ..., 11n are supplied to the AND gate circuit 18. As a consequence, when all of the outputs from the timer circuits 11a, 11b, ..., 11n become high levels, the operation of the word line voltage boosting circuit 12 is stopped. Thus, the timer circuit section can be constituted, taking account for the worst condition.

[0075] Furthermore, Fig. 14 is a circuit diagram for partially showing a static type semiconductor device according to a third embodiment of the present invention. As shown in Fig. 14, circuit sections corresponding to a plurality of mask patterns for the high resistance load memory cell 10 are prepared, and these circuit sections are connected in parallel to each other so as to constitute a sense amplifier.

[0076] These circuit sections are provided for memory cells dispersed in the memory cell array. These circuit sections can be operated as shown in Figs. 12A and 12B. Although the sense amplifier is designed as the current mirror type sense amplifier in these embodiments, a differential type sense amplifier may be alternatively arranged.

[0077] As previously described in detail, according to the present invention, the timer circuit or timer circuit section can be manufactured with the high precision such that the word line voltage boosting circuit is operated for a long delay time, e.g., approximately 26 to 47 msec, which is required when the potential at the high level side node of the high resistance load memory cell is increased up to the power supply potential. Also, there is another advantage in that the delay time fitted to the high resistor element used in the high resistance load memory cell, which is fluctuated by the manufacturing condition, can be produced in high precision.

Claims

1. A static type semiconductor memory device comprising:

   a word decoder (13) connected to a plurality of word lines (WL1, WL2), for decoding an address signal (A1 to An) to select one of the plurality of word lines;

   a resistor load type memory cell (10) connected to said selected word line, where in said resistor load type memory cell (10) comprises two pairs of a load resistor (R) and a MOS transistor (QD1 or QD2), the two pairs being connected to form a flip-flop;

   a word line voltage boosting circuit (12) connected to said word decoder (13), for boosting a voltage of said selected word line to a voltage higher than a power supply voltage in response to a boost control signal (Z);

   and a timer circuit (11); characterized in that the timer circuit (11) is including a replica of said load resistor of one of the two pairs and replicas of said MOS transistors of the two pairs, for generating the boost control signal (Z) for a predetermined time period in response to a start control signal (CE) to activate said word line voltage boosting circuit (12);

   wherein said timer circuit comprises:

   a first N-channel transistor (Q5) whose source is connected to the ground, a chip select signal as the start control signal (CE) being supplied to a gate of said first N-channel transistor;

   a first P-channel transistor (Q6), a second N-channel transistor (Q3) and a third N-channel transistor (Q1) as said replica of one of said MOS transistors (QD1) connected in series between the power supply voltage and a drain of said first N-channel transistor;

   a second P-channel transistor (Q7), a fourth N-channel transistor (Q4) and a fifth N-channel transistor (Q2) connected in series between the power supply voltage and the drain of said first N-channel transistor;

   wherein gates of said first and second P-channel transistors are connected in common to a node between said second P-channel transistor (Q7) and said fourth N-channel transistor (Q4), and gates of said second and fourth N-channel transistors are connected to the chip select signal;

   an inverter (17) connected to a node between said first P-channel transistor and said second N-channel transistor to output the boost control signal (Z); a timer resistor (R1), as said replica of said load resistor (R), connected between the gate of said third N-channel transistor (Q1) and the power supply voltage; and

   a reference voltage generating circuit (R2, R3, R4) connected to a gate of said fifth N-channel transistor (Q2).
2. A static type semiconductor memory device according to claim 1, wherein said memory device includes:

a plurality of said memory cells (10);

a plurality of timer circuits (11a, ..., 11n) provided for some of said plurality of resistor load type memory cells (10), wherein each of said plurality of said timer circuits (11a ... 11n) generates a boost control signal (Z) for an individual predetermined time period in response to the start control signal (CE); and

a logical product circuit (18) for generating the entire boost control signal (W) from the boost control signals from each of said plurality of timer circuits (11a, ..., 11n).

3. A static type semiconductor memory device according to claim 1, wherein said timer circuit comprises a comparing circuit section (Q1, Q2, Q5) for comparing a voltage of one terminal of said replica (R1) of said load resistor (R) and a voltage of one terminal of a reference, resistor (R2), wherein the other terminal of said replica (R1) of said load resistor (R) is connected to a first voltage and the other terminal of said reference resistor is connected to a second voltage lower than said first voltage, and wherein a resistance of said reference resistor (R2) is smaller than that of said replica (R1) of said load resistor (R).

4. A static type semiconductor memory device according to claim 3, wherein said comparing circuit section includes a pair of N-channel transistors (Q1, Q2) and another N-channel transistor (Q5) connected to the pair of N-channel transistors functioning as a constant current source, and wherein one of said pair (Q1, Q2) of N-channel transistors is said replica of one of said MOS transistors (QD1) connected in series between the power supply voltage and a drain of said first N-channel transistor; a second P-channel transistor (Q7), a fourth N-channel transistor (Q4) and a fifth N-channel transistor (Q2) connected in series between the power supply voltage and the drain of said first N-channel transistor; wherein gates of said first and second P-channel transistors are connected in common to the ground, and gates of said second and fourth N-channel transistors are connected to the chip select signal; an inverter (17) connected to a node between said first P-channel transistor and said second N-channel transistor to output the boost control signal (Z); a timer resistor (R1) as said replica of said load resistor (R) connected between the gate of said third N-channel transistor and the power supply voltage; and a reference voltage generating circuit (R2 to R4) connected to a gate of said fifth N-channel transistor (Q2).

5. A static type semiconductor memory device according to claim 4, wherein said timer circuit includes:

said comparing circuit section (16);

an output circuit section (Q6, Q7, 17) for outputting the boost control signal (Z) based on the comparing result of said comparing circuit section (16); and

an output control circuit section (Q3, Q4) for controlling connection between said comparing circuit section (16) and said output circuit section in response to the start control signal (CE).

6. A static type semiconductor memory device according to claim 5, wherein said output circuit section includes a current mirror circuit.

7. A static type semiconductor memory device according to claim 5, wherein said memory device includes a plurality of sets of said comparing circuit section (16) and said output control circuit section, said sets being provided for some of said plurality of resistor load type memory cells (10).

8. A static type semiconductor memory device according to claim 1 or 2, wherein said timer circuit comprises:

a first N-channel transistor (Q5) whose source is connected to the ground, a chip select signal as the start control signal (CE) being supplied to a gate of said first N-channel transistor;

a first P-channel transistor (Q6), a second N-channel transistor (Q3) and a third N-channel transistor (Q1) as said replica of one of said MOS transistors (QD1) connected in series between the power supply voltage and a drain of said first N-channel transistor;

a second P-channel transistor (Q7), a fourth N-channel transistor (Q4) and a fifth N-channel transistor (Q2) connected in series between the power supply voltage and the drain of said first N-channel transistor;

wherein gates of said first and second P-channel transistors are connected in common to the ground, and gates of said second and fourth N-channel transistors are connected to the chip select signal; an inverter (17) connected to a node between said first P-channel transistor and said second N-channel transistor to output the boost control signal (Z); a timer resistor (R1) as said replica of said load resistor (R) connected between the gate of said third N-channel transistor and the power supply voltage; and a reference voltage generating circuit (R2 to R4) connected to a gate of said fifth N-channel transistor (Q2).

9. A static type semiconductor memory device according to any one of claims 1 to 8, wherein said replica (R1) of said load resistor (R) and said load resistor (R) are formed at same processes, and said replica (Q1 or Q2) of one of said MOS transistors (QD1 or QD2) and said third N-channel transistor (Q1) are formed at same processes.
10. A static type semiconductor memory device according to any one of claims 1 to 9, wherein patterns of said replica (R1) of said load resistor (R) and patterns of said third N-channel transistor (Q1) are substantially the same as patterns of the load resistor (R) of one of the pairs and patterns of the MOS transistor (QD1 or QD2) of the other of the pairs, in said load resistor type memory cell (10), respectively.

11. A static type semiconductor memory device according to any one of claims 1 to 10, wherein said timer resistor (R1) and said third N-channel transistor (Q1) have substantially the same dimensions as those of the load resistor (R) of one of the pairs and those of the MOS transistor (QD1 or QD2) of the other of the pairs.

Patentansprüche

1. Statische Halbleiter-Speichervorrichtung, welche Folgendes aufweist:

   einen Wortdecoder (13), der an eine Vielzahl von Wortleitungen (WL1, WL2) angeschlossen ist, zum Decodieren eines Adress-Signals (A1 bis An), um eine Wortleitung aus einer Vielzahl von Wortleitungen zu selektieren;

   eine mit der selektierten Wortleitung verbundene Widerstandslast-Speicherzelle (10), die zwei Paar Lastwiderstände (R) und einen MOS-Transistor (QD1 oder QD2) aufweist, wobei die beiden Paare miteinander verbunden sind, um ein Flip-Flop zu bilden;

   ein an den Wortdecoder (13) angeschlossener Wortleitungs-Spannungsverstärkungsschaltkreis (12) zum Verstärken einer Spannung der selektierten Wortleitung auf eine Spannung, die größer als eine Stromversorgungsspannung ist, ansprechend auf ein Verstärkungs-Steuersignal (Z); und

   einen Zeitgeber-Schaltkreis (11); 

   dadurch gekennzeichnet, dass der Zeitgeber-Schaltkreis (11) eine Nachbildung des Last-Widerstands eines der beiden Paare und Nachbildungen der MOS-Transistoren der beiden Paare einschließt, um das Verstärkungs-Steuersignal (Z) einer vorbestimmte Zeittäuer lang ansprechend auf ein Start-Steuersignal (CE) zum Aktivieren des Wortleitungs-Spannungsverstärkungsschaltkreises (12) zu erzeugen; wobei der Zeitgeber-Schaltkreis Folgendes aufweist:

   einen ersten N-Kanal-Transistor (Q5), dessen Source-Anschluss mit Masse verbunden ist, wobei ein Chip-Auswahlsignal als das Start-Steuersignal (CE) an ein Gate des ersten N-Kanal-Transistors geleitet wird;

   einen ersten P-Kanal-Transistor (Q6), einen zweiten N-Kanal-Transistor (Q3) sowie einen dritten N-Kanal-Transistor (Q1) als die Nachbildung eines der zwischen der Stromversorgungsspannung und einem Drain-Anschluss des ersten N-Kanal-Transistors in Reihe geschalteten MOS-Transistoren (QD1);

   einen zweiten P-Kanal-Transistor (Q7), einen vierten N-Kanal-Transistor (Q4) sowie einen fünften N-Kanal-Transistor (Q2), der zwischen der Stromversorgungsspannung und dem Drain-Anschluss des ersten N-Kanal-Transistors in Reihe geschaltet ist; wobei die Gates des ersten und zweiten P-Kanal-Transistors gemeinsam an einen Knoten zwischen dem zweiten P-Kanal-Transistor (Q7) und dem vierten N-Kanal-Transistor (Q4) angeschlossen sind, und die Gates des zweiten und vierten N-Kanal-Transistors mit dem Chip-Auswahlsignal verbunden sind;

   einen an einen Knoten zwischen dem ersten P-Kanal-Transistor und dem zweiten N-Kanal-Transistor angeschlossenen Inverter (17) zum Ausgeben des Verstärkungs-Steuersignals (Z); und

   einen Vergleichsspannungs-Erzeugerschaltkreis (R2, R3, R4), der mit einem Gate des fünften N-Kanal-Transistors (Q2) verbunden ist.

2. Statische Halbleiter-Speichervorrichtung nach Anspruch 1, dadurch gekennzeichnet, dass die Speichervorrichtung Folgendes aufweist:

   eine Vielzahl von Speicherzellen (10);

   eine Vielzahl von Zeitgeber-Schaltkreisen (11a, ..., 11n) die für einige aus der Vielzahl von Widerstandslast-Speicherzellen (10) bereitgestellt werden, wobei jeder Zeitgeber-Schaltkreis aus der Vielzahl von Zeitgeber-Schaltkreisen (11a ... 11n) ein Verstärkungs-Steuersignal (Z) über eine individuelle vorbestimmte Zeitdauer ansprechend auf das Start-Steuersignal (CE) erzeugt; und

   einen logischen Produktschaltkreis (18) zum
Erzeugen des gesamten Verstärkungs-Steuer-
signals (W) aus den Verstärkungs-Steuer-
signalen eines jeden aus der Vielzahl von Zeit-
geber-Schaltkreisen (11a, ..., 11n).

3. Statische Halbleiter-Speichervorrichtung nach An-
spruch 1, **dadurch gekennzeichnet, dass** der Zeit-
geber-Schaltkreis einen Vergleichs schaltkreisab-
schnitt (Q1, Q2, Q5) zum Vergleichen einer Span-
nung eines Anschlusses der Nachbildung (R1) des 
Lastwiderstands (R) mit einer Spannung eines An-
schlusses eines Vergleichswiderstands (R2) auf-
weist, wobei der andere Anschluss der Nachbildung 
(R1) des Lastwiderstands (R) an eine erste Span-
nung angeschlossen ist und der andere Anschluss des 
Vergleichswiderstands an eine zweite Span-
nung angeschlossen ist, die niedriger als die erste 
Spannung ist, und wobei ein Widerstand des Ver-
gleichswiderstands (R2) kleiner ist als der 
Nachbildung (R1) des Lastwiderstands (R).

4. Statische Halbleiter-Speichervorrichtung nach An-
spruch 3, **dadurch gekennzeichnet, dass** der Vergleichs-
chaftskreisabschnitt ein N-Kanal-Transistorenpaar 
(Q1, Q2) sowie einen weiteren N-Kanal-Transistor 
(Q5) aufweist, der mit dem als Konstantstromquelle 
 wirkenden N-Kanal-Transistorenpaar verbunden 
ist, und 
wobei eines des N-Kanal-Transistorenpaares (Q1, 
Q2) die Nachbildung eines der MOS-Transistoren 
(QD1, QD2) ist und das Gate des einen aus dem 
N-Kanal-Transistorenpaar (Q1, Q2) mit der Nach-
bildung des Lastwiderstands verbunden ist.

5. Statische Halbleiter-Speichervorrichtung nach An-
spruch 4, **dadurch gekennzeichnet, dass** der Zeit-
geber-Schaltkreis Folgendes aufweist:

- den Vergleichsschaltkreisabschnitt (16);
- einen Ausgabeschaltkreisabschnitt (Q6, Q7, 
17) zum Ausgeben des Verstärkungs-Steuer-
signals (Z) basierend auf dem Vergleichsergeb-
nis durch den Vergleichsschaltkreisabschnitt 
(16);
- einen Ausgabe-Steuerschaltkreisabschnitt 
(Q3, Q4) zum Steuern einer Verbindung zwi-
sehen dem Vergleichsschaltkreisabschnitt (16) 
dem Ausgabeschaltkreisabschnitt ansprech-
dend auf das Start-Steuersignal (CE).

6. Statische Halbleiter-Speichervorrichtung nach An-
spruch 5, **dadurch gekennzeichnet, dass** der Ausgabeschaltkreisabschnitt einen Stromspiege-
ungsabschnitt aufweist.

7. Statische Halbleiter-Speichervorrichtung nach An-
spruch 5, **dadurch gekennzeichnet, dass** die Speichervorrichtung eine Vielzahl von Gruppen des 
Vergleichsschaltkreisabschnitts (16) und des Aus-
gabe-Steuerschaltkreisabschnitts aufweist, wobei 
die Gruppen für einige Speicherzellen aus der Viel-
zahl von Widerstandslast-Speicherzellen (10) vorgese-
hen sind.

8. Statische Halbleiter-Speichervorrichtung nach An-
spruch 1 oder 2, **dadurch gekennzeichnet, dass** 

- einen ersten N-Kanal-Transistor (Q5), dessen 
Source-Anschluss mit Masse verbunden ist, 
den Chip-Auswahlsignal als das Start-
Steuerung (CE) an ein Gate des ersten N-Ka-
nal-Transistors geleitet wird;

- einen ersten P-Kanal-Transistor (Q6), einen zweiten N-Kanal-Transistor (Q3) und einen dritten N-Kanal-Transistor (Q1) als die Nachbil-
dung eines der MOS-Transistoren (QD1), wel-
che zwischen der Stromversorgungsspannung 
und einem Drain-Anschluss des ersten N-Ka-
nal-Transistors in Reihe geschaltet sind;

- einen zweiten P-Kanal-Transistor (Q7), einen vierten N-Kanal-Transistor (Q4) und einen fünft-
en N-Kanal-Transistor (Q2), die zwischen der 
Stromversorgungsspannung und dem Drain-
Anschluss des ersten N-Kanal-Transistors in 
Reihe geschaltet sind.

wobei die Gates des ersten und des zweiten P-Ka-
nal-Transistors gemeinsam mit Masse verbunden 
 sind, und die Gates des zweiten und vierten N-Ka-
nal-Transistors mit dem Chip-Auswahlsignal ver-
 bunden sind;

- einen Inverter (17), der an einen Knoten 
den ersten P-Kanal-Transistor und dem zweiten 
N-Kanal-Transistor zur Ausgabe des Verstärkungs-
Steuersignals (Z) angeschlossen ist;

- einen Zeitgeber-Widerstand (R1) als die Nachbil-
dung des Lastwiderstands (R), der dem Gate des 
dritten N-Kanal-Transistors und der 
Stromversorgungsspannung angeschlossen ist; 
und

- einen Vergleichsspannungs-Erzeugerschaltkreis 
(R2 bis R4), der an ein Gate des fünften N-Kanal-
Transistors (Q2) angeschlossen ist.

9. Statische Halbleiter-Speichervorrichtung nach ei-

- einer der Ansprüche 1 bis 8, **dadurch gekennzeich-
net, dass** die Nachbildung (R1) des Lastwider-
stands (R) und der Lastwiderstand (R) während den 
 selben Prozessen gebildet werden, und die Nach-
bildung (Q1 oder Q2) eines der MOS-Transistoren
Revendications

1. Dispositif de mémoire à semi-conducteur de type statique, comprenant :
   un décodeur de mots (13) connecté à une pluralité de lignes de mots (WL1, WL2), pour décoder un signal d’adresse (A1 à An) afin de sélectionner l’une de la pluralité de lignes de mots ;
   une cellule de mémoire de type à charge résistive (10) connectée à ladite ligne de mots sélectionnée, dans lequel ladite cellule de mémoire de type à charge résistive (10) comprend deux paires d’une résistance de charge (R) et d’un transistor MOS (QD1 ou QD2), les deux paires étant connectées en formant une baseência de type flip-flop un circuit d’amplification de tension de ligne de mots (12) connecté audit décodeur de mots (13), pour amplifier une tension de ladite ligne de mots sélectionnée, à une tension supérieure à une tension d’alimentation électrique, en réponse à un signal de commande d’amplification (Z);
   et un circuit de minuterie (11);

   caractérisé en ce que le circuit de minuterie (11) comporte une réplique de ladite résistance de charge de l’une des deux paires, et des répliques desdites résistances MOS des deux paires, pour générer le signal de commande d’amplification (Z) pendant une période de temps prédéterminée en réponse à un signal de commande de début (CE) afin d’activer ledit circuit d’amplification de tension de ligne de mots (12) ;

   dans lequel ledit circuit de minuterie comprend :
   un premier transistor à canal N (Q5) dont la source est connectée à la masse, un signal de sélection de puce, en tant que signal de commande de début (CE), étant transmis à une grille dudit premier transistor à canal N ;
   un premier transistor à canal P (Q6), un second transistor à canal N (Q3) et un troisième transistor à canal N (Q1) en tant que ladite réplique de l’un desdits transistors MOS (QD1), connectés en série entre la tension d’alimentation électrique et un drain dudit premier transistor à canal N ;
   un second transistor à canal P (Q7), un quatrième transistor à canal N (Q4) et un cinquième transistor à canal N (Q2), connectés en série entre la tension d’alimentation électrique et le drain dudit premier transistor à canal N ;
   dans lequel les grilles desdits premier et second transistors à canal P sont connectées en commun à un noeud entre ledit second transistor à canal P (Q7) et ledit quatrième transistor à canal N (Q4), et les grilles desdits second et quatrième transistors à canal N sont connectées au signal de sélection de puce ;
   un inverseur (17) connecté à un noeud entre ledit premier transistor à canal P et ledit second transistor à canal N pour délivrer le signal de commande d’amplification (Z) ;
   une résistance de minuterie (R1), en tant que ladite réplique de ladite résistance de charge (R), connectée entre la grille dudit troisième transistor à canal N (Q1) et la tension d’alimentation électrique ; et
   un circuit générateur de tension de référence (R2, R3, R4) connecté à une grille dudit cinquième transistor à canal N (Q2).

2. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 1, dans lequel ledit dispositif de mémoire comporte :
   une pluralité desdites cellules de mémoire (10) ;
   une pluralité de circuits de minuteries (11a, ..., 11n) prévus pour certaines de ladite pluralité de cellules de mémoire de type à charge résistive (10), dans lequel chacun de ladite pluralité de circuits de minuteries (11a, ..., 11n) génère un signal de commande d’amplification (Z) pendant une période de temps prédéterminée individuelle en réponse au signal de commande de début (CE) ; et
   un circuit de produit logique (18) pour générer le signal de commande d’amplification complet (W) à partir des signaux de commande d’am-
plification provenant de chacun de ladite plura-

té de circuits de minuteries (11a, ..., 11n).

3. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 1, dans lequel ledit circuit de minuterie comprend une section de circuit de comparaison (Q1, Q2, Q5) pour comparer une tension d'une borne de ladite réplique (R1) de ladite résistance de charge (R) à une tension d'une borne d'une résistance de référence (R2), dans lequel l'autre borne de ladite réplique (R1) de ladite résistance de charge (R) est connectée à une première tension et l'autre borne de ladite résistance de référence est, connectée à une seconde tension inférieure à ladite première tension, et dans lequel une résistance de ladite résistance de référence (R2) est inférieure à celle de ladite réplique (R1) de ladite résistance de charge (R).

4. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 3, dans lequel ladite section de circuit de comparaison comporte une paire de transistors à canal N (Q1, Q2) et un autre transistor à canal N (Q5) connecté à la paire de transistors à canal N fonctionnant en tant que source de courant constant, et dans lequel l'un de ladite paire (Q1, Q2) de transistors à canal N est ladite réplique de l'un desdits transistors MOS (QD1, QD2) et ladite réplique (Q1 où Q2) de transistors à canal N est connectée à ladite réplique de ladite résistance de charge.

5. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 4, dans lequel ledit circuit de minuterie comporte :

- ladite section de circuit de comparaison (16) ;
- une section de circuit de sortie (Q6, Q7, 17) pour délivrer le signal de commande d'amplification (Z), sur la base du résultat de comparaison de ladite section de circuit de comparaison (16) ;
- une section de circuit de commande de sortie (Q3, Q4) pour commander la connexion entre ladite section de circuit de comparaison (16) et ladite section de circuit de sortie en réponse au signal de commande de début (CE).

6. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 5, dans lequel ladite section de circuit de sortie comporte un circuit miroir de courant.

7. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 5, dans lequel ledit dispositif de mémoire comporte une pluralité d'ensembles de ladite section de circuit de comparaison (16) et de ladite section de circuit de commande de sortie, lesdits ensembles étant prévus pour certaines de ladite pluralité de cellules de mémoire de type à charge résistive (10).

8. Dispositif de mémoire à semi-conducteur de type statique selon la revendication 1 ou 2, dans lequel ledit circuit de minuterie comprend :

- un premier transistor à canal N (Q5) dont la source est connectée à la masse, un signal de sélection de puce, en tant que signal de commande de début (CE), étant transmis à une grille dudit premier transistor à canal N ;
- un premier transistor à canal P (Q6), un second transistor à canal N (Q3) et un troisième transistor à canal N (Q1) en tant que ladite réplique de l'un desdits transistors MOS (QD1, QD2), connectés en série entre la tension d'alimentation électrique et un drain dudit premier transistor à canal N ;
- un second transistor à canal P (Q7), un quatrième transistor à canal N (Q4) et un cinquième transistor à canal N (Q2), connectés en série entre la tension d'alimentation électrique et le drain dudit premier transistor à canal N ;
- dans lequel les grilles desdits premier et second transistors à canal P sont connectées en commun à la masse, et les grilles desdits second et quatrième transistors à canal N sont connectées au signal de sélection de puce ;
- un inverseur (17) connecté à un noeud entre ledit premier transistor à canal P et ledit second transistor à canal N pour délivrer le signal de commande d'amplification (Z) ;
- une résistance de minuterie (R1), en tant que ladite réplique de ladite résistance de charge (R), connectée entre la grille dudit troisième transistor à canal N et la tension d'alimentation électrique ; et
- un circuit générateur de tension de référence (R2 à R4) connecté à une grille dudit cinquième transistor à canal N (Q2).

9. Dispositif de mémoire à semi-conducteur de type statique selon l'une quelconque des revendications 1 à 8, dans lequel ladite réplique (R1) de ladite résistance de charge (R) et ladite résistance de charge (R) sont formées au cours des mêmes processus, et ladite réplique (Q1 où Q2) de l'un desdits transistors MOS (QD1 ou QD2) et ledit troisième transistor à canal N (Q1) sont formés au cours des mêmes processus.

10. Dispositif de mémoire à semi-conducteur de type statique selon l'une quelconque des revendications 1 à 9, dans lequel les motifs de ladite réplique (R1) de ladite résistance de charge (R) et les motifs dudit
troisième transistor à canal N (Q1) sont sensiblement identiques aux motifs de la résistance de charge (R) de l'une des paires et aux motifs du transistor MOS (QD1 ou QD2) de l'autre des paires, dans ladite cellule de mémoire de type à charge résistive (10), respectivement.

11. Dispositif de mémoire à semi-conducteur de type statique selon l'une quelconque des revendications 1 à 10, dans lequel ladite résistance de minuterie (R1) et ledit troisième transistor à canal N (Q1) ont sensiblement les mêmes dimensions que celles de la résistance de charge (R) de l'une des paires et celles du transistor MOS (QD1 ou QD2) de l'autre des paires.
Fig. 1A PRIOR ART

Fig. 1B PRIOR ART
Fig. 4A  PRIOR  ART
Fig. 4B  PRIOR  ART

<table>
<thead>
<tr>
<th>Voltage</th>
<th>VBB</th>
<th>VCC</th>
<th>GND</th>
</tr>
</thead>
<tbody>
<tr>
<td>WL1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>B</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIME</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Fig. 11

VOLTAGE

GND

t₁ t₂

TIME

VCC

Fig. 12A  Fig. 12B

VOLTAGE

GND

TIME

CE