EUROPEAN PATENT SPECIFICATION

Date of publication and mention of the grant of the patent: 17.06.1998 Bulletin 1998/25

Application number: 92301582.0

Date of filing: 25.02.1992

Video signal recording/reproducing apparatus
Vorrichtung zum Aufzeichnen/Wiedergeben eines Videosignals
Dispositif d’enregistrement/reproduction de signal vidéo

Designated Contracting States:
DE FR GB NL


Date of publication of application: 02.09.1992 Bulletin 1992/36

Proprietor: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Kadoma-shi, Osaka-fu, 571 (JP)

Inventors:
- Tatsuro, Juri
  Osaka-shi, Osaka-fu 534 (JP)
- Masaru, Nakahama
  Neyagawa-shi, Osaka-fu 572 (JP)

Representative: Crawford, Andrew Birkby et al
A.A. THORNTON & CO.
Northumberland House
303-306 High Holborn
London WC1V 7LE (GB)

References cited:
US-A- 4 907 101

- IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE & EXHIBITION November 1988, HOLLYWOOD, FLA., US pages 1073 - 1079, XP000079274 DOI ET AL ‘ADAPTIVE DCT CODING FOR HOME DIGITAL VTR’
- IEEE TRANSACTIONS ON CONSUMER ELECTRONICS vol. CE-35, no. 3, August 1989, NEW YORK US pages 450 - 457, XP000065969 YAMAMITSU ET AL ‘AN EXPERIMENTAL STUDY FOR A HOME-USE DIGITAL VTR’

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).
The present invention relates to a recording apparatus for recording video information or audio information by coding in variable length and a reproducing apparatus for reproducing the recorded information.

To replace the analog video tape recorder (VTR) for recording the video signal on a magnetic tape directly as an analog signal, recently, it is being promoted to develop and commercialize a digital VTR which converts the video signal from analog signal into digital signal, and processes and records the digital signal, with the purpose of improving the picture quality and preventing deterioration at the time of dubbing, and others.

Its operation is explained below by reference to the block diagram of a signal processing unit in Fig. 31.

The video signal which is converted from analog to digital (A/D) by the known art is fed into a discrete cosine transform (DCT) circuit 401 in order to undergo DCT for the purpose of data compression. In the DCT circuit 401, DCT is conducted in a unit of 8 pixels × 8 pixels (hereinafter called DCT block), and the transformed signal is produced in the unit of 1 pixel into a quantizing circuit 402 (the data of 64 transformed pixels is produced by 1 DCT). In the quantizing circuit 402, the input data is quantized by every 1 pixel, and is put into a variable length coding circuit 403 for coding at high efficiency. In the variable length coding circuit 403, according to the known algorithm such as two-dimensional Huffman code (to determine the code word from the number of zero runs and the succeeding non-zero values, and the greater the number of zeros in the input data, the smaller becomes the number of code words in the DCT block), the data is converted into variable length code according to the zero run length and amplitude value of the quantized data, and the output is sent into an error correction coding circuit 404. The length of the output data row of the variable length coding circuit 403 varies with the quantized value and is not in a constant length. In the error correction coding circuit 404, an error correction code such as read Solomon code is added so that the error occurring at the time of reproduction may be corrected, and its data row is produced to a modulation circuit 405. The output data row is modulated in the modulation circuit 405, and is recorded and amplified in a recording circuit 405, and is recorded on a tape 500 through a magnetic head 407.

In reproduction, the signal reproduced from the tape 500 by the magnetic head 407 is sufficiently amplified in a reproduction amplifying circuit 408, and demodulated in a demodulation circuit 409, and is put into an error correction circuit 410. In the error correction circuit 410, the error occurring due to dropout or the like on the tape is checked, and the corrected data is put into a variable length decoding circuit 411. The variable length decoding circuit 411 decodes the zero run length and amplitude value from the signal, coming out of the error correction circuit 410. An inverse quantizing circuit 412 inversely quantizes the amplitude value including the obtained zeros, and converts into the signal right after DCT. This signal is converted into a signal on the time axis by an inverse DCT circuit 413, and an analog video signal is produced through a digital/analog conversion circuit (not shown), and is interfaced with a monitor or device apparatus.

In this conventional constitution, however, since the signal is put into the error correction coding circuit 404 right after variable length coding, the data is recorded in the tape continuously from the low frequency components to high frequency components in one DCT block. That is, assuming the data array in the DCT block unit, it is regarded as follows:

(DCT1: low range to high range) to (DCT2: low range to high range) to (DCT3: low range to high range), and so forth.

Therefore, in reproduction, when a data string that cannot be corrected in the error correction circuit 410 because of the occurrence of a large scale error, since variable length coded signals are recorded, it is impossible to distinguish the divisions of data, and the data after the error onset cannot be used at all, that is, normal reproduction after the error is disabled, and moreover it is practically impossible to realize special reproduction such as high speed reproduction that does not trace the recording tracks normally, involving a high risk of occurrence of such error.

To realize such format, however, the data once coded in variable length must be reshuffled, which requires a much complicated circuitry and a very large memory. In particular, it was impossible to apply into an apparatus requiring real time processing at high speed, such as moving picture.

It is hence a primary object of the invention to solve the problems of the conventional recording apparatus and reproducing apparatus.

Referring briefly to other prior art, there is known from US Patent 4,907,101 a method for the transmission and/or recording and playback of digital data wherein the data are converted in sections to digital signals whose word length is a function of the information density of the data sections. This is said to reduce the susceptibility of the data to interference. The digital signals obtained in sections are initially assigned to blocks having a constant word length, wherein the blocks whose data section size have a smaller word length than the word length given by the blocks are filled with portions of data sections having a word length greater than the word length given by the blocks and finally the data sections are recombed from the blocks in their original word lengths.

The article "An Experimental Study for a Home-Use Digital VTR" (IEEE Transactions On Consumer Electronics, Vol CE 35, No. 3, August 1989, pp 450-457) by Yamamitsu et al discusses the feasibility of a digital VTR for home-use with reference to a system in which luminance and chrominance signals are input into a format-
register on a word by word basis to the random access memory;
3) store the words containing the coded data in a block of variable length codes transferred from the first register, when the data quantity of the block of variable length codes is smaller than the storage capacity of the block storage area, into a corresponding block storage area in the first storage area until all coded data in the block of variable length codes are stored in the corresponding block storage area, leaving an unoccupied area in the corresponding block storage area; and
4) store the words containing the coded data in a block of variable length codes transferred from said first register, when the data quantity of the block of variable length codes is larger than the storage capacity of the block storage area, into a corresponding block storage area in the first storage area until the corresponding block storage area is fully occupied and then into the second storage area until all of the remaining coded data which cannot be stored in the corresponding block storage area are stored in the second storage area, and

wherein said control means thereafter controls said second register and said random access memory to:

1) connect coded data in a word containing at least a part of the unoccupied area from a block storage area containing the unoccupied area in the first storage area of the random access memory and the coded data stored in the second storage area of the random access memory without leaving a gap therebetween to form a new word which is fully occupied with coded data; and
2) transfer the new word connected in the second register into the unoccupied area in the block storage area to thereby fill all unoccupied areas in the first storage area with coded data, the coded data finally stored in the first storage area of the random access memory being the recording block of coded data and sequentially transmitted to the recording means.

Also according to the present invention there is provided an information reproducing apparatus for reproducing a video signal which is recorded on a recording medium as variable length coded data in a form of a plurality of recording blocks of coded data, said apparatus comprising:

a reproducing means for reproducing from the recording medium the plurality of recording block of coded data;

1) store in the first register coded data of variable length codes outputted from the variable length coding means;
2) transfer the coded data stored in said first

characterized in that said formatting means comprises:

first and second registers each having a storage capacity larger than the predetermined maximum number of bits;
a random access memory accessible on a word by word basis, where each word has a number of bits equal to said predetermined maximum number of bits, said random access memory being divided into first and second storage areas, said first storage area being divided into a plurality of block storage areas each being prepared to correspond to one of the plurality of blocks of variable length codes and having a storage capacity capable of storing a predetermined fixed number of words; and
a control means for controlling said first and second registers and said random access memory, wherein said control means first controls said first register and said random access memory to:

1) store in the first register coded data of variable length codes outputted from the variable length coding means;
2) transfer the coded data stored in said first
a deformatting means for deformatting the plurality of recording blocks of coded data into a plurality of blocks of variable length codes; a decoding means for decoding the variable length codes in each of the plurality of blocks of variable length codes to obtain a plurality of blocks of quantized data; an inverse quantizing means for inverse quantizing the quantized data in each of the plurality of blocks of quantized data to obtain a plurality of blocks of orthogonal transform components; and an inverse orthogonal transforming means for inverse orthogonal transforming the orthogonal transform components in each of the plurality of blocks of orthogonal transform components to obtain a plurality of blocks of pixel data as a reproduced video signal, characterized in that said deformatting means comprises:

first and second registers each having a storage capacity larger than the predetermined maximum number of bits;
a random access memory accessible on a word by word basis, where each word has a number of bits equal to said predetermined maximum number of bits, said random access memory being divided into first and second storage areas, said first storage area being divided into a plurality of block storage areas each being prepared to correspond to one of the plurality of blocks of variable length codes and having a storage capacity capable of storing a predetermined fixed number of words; and a control means for controlling said first and second registers and said random access memory, wherein said control means first controls said second register and said random access memory to:

1) store the coded data reproduced by the reproducing means on a word by word basis into the first storage area of the random access memory, and
2) transfer coded data in each of the block storage areas in the first storage area which are not belonging to a block of variable length codes corresponding to the block storage area into the second storage area through the second register, and

wherein said control means thereafter controls said first register and said random access memory to:

1) form a block of variable length codes by reading out the coded data stored in a corresponding block storage area on a word by word basis and storing the read-out coded data in the first register when the number of bits of the variable length codes in the block is smaller than the storage capacity of the block storage area, and
2) form a block of variable length codes by reading out the coded data stored in a corresponding block storage area on a word by word basis, storing the read-out coded data in the first register, reading out the coded data belonging to the block and stored in the second storage area, and storing the read-out coded data in the first register to be connected to the coded data having been transferred from the first storage area without leaving a gap therebetween when the number of bits of the variable length codes in the block is larger than the storage capacity of the block storage area.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a signal processing unit in an embodiment of a recording apparatus of the invention;
Fig. 2 is a structural diagram of a memory circuit 4 in the same embodiment;
Fig. 3 (a) is a structural diagram of a memory circuit 6 in the same embodiment;
Fig. 3 (b) is a data layout diagram on a RAM in the memory circuit 6 in the same embodiment;
Fig. 4 is a data layout diagram being formatted by the same embodiment;
Fig. 5 is a block diagram of a signal processing unit in an embodiment of a reproducing apparatus of the invention; Fig. 6 is a structural diagram of a memory circuit 22 in the same embodiment;
Fig. 7 is a structural diagram of a memory circuit 24 in the same embodiment;
Fig. 8 is a block diagram of an embodiment of a recording apparatus of the invention;
Fig. 9 is a block diagram of an embodiment of a reproducing apparatus of the invention;
Fig. 10 is a distribution diagram of an embodiment of a recording/reproducing apparatus of the invention;
Fig. 11 is a block diagram of a recording apparatus in an embodiment of the invention;
Fig. 12 is a structural diagram of a large block forming unit;
Fig. 13 is a schematic diagram showing the relation of one frame and DCT block of video signal;
Fig. 14 is a schematic diagram showing the output sequence of frequency components after DCT;
Fig. 15 is a diagram showing the transmission sequence of video segmented DCT blocks;
Fig. 16 is a structural diagram of three sync blocks (syncblock0, syncblock1, syncblock2);
Fig. 17 is a structural diagram of a fixed block in a sync block;
Fig. 18 is a schematic diagram showing an example of arrangement of data in sync blocks;
Fig. 19 is a structural diagram of a VRAM of the invention; Fig. 20 is a block diagram of an embodiment of a reproducing apparatus of the invention; Fig. 21 is a block diagram showing a data control unit of a recording apparatus in an embodiment of the invention; Fig. 22 is a status diagram showing a mode of shuffling code word data at every time in the same apparatus; Fig. 23 is a structural diagram showing the constitution of a VRAM in an embodiment of the same apparatus; Fig. 24 is a block diagram of a control unit for controlling the VRAM in an embodiment of the same apparatus; Fig. 25 is a relational diagram showing the input code word data and the position written in the VRAM; Fig. 26 is a structural diagram showing the constitution of a VRAM in an embodiment of the same apparatus; Fig. 27 is a block diagram of a control unit for controlling the VRAM in an embodiment of the same apparatus; Fig. 28 is a structural diagram showing the constitution of a VRAM in an embodiment of the same apparatus; Fig. 29 is a block diagram showing a data control unit of a reproducing apparatus in an embodiment of the invention; Fig. 30 is a status diagram showing the mode of shuffling of code word data at every time in the same apparatus; Fig. 31 is a block diagram of a conventional apparatus; and Fig. 32 is a distribution diagram of an explanatory diagram of formatting.

Referring now to the drawings, some of the preferred embodiments of the invention are described in detail below.

Fig. 32 is an explanatory diagram of formatting in which an error, if taking place, does not affect other small blocks. In Fig. 32, the discrete cosine transformation (DCT) is used as the method of transformation, and small blocks correspond to the basic units (DCT blocks) for executing the DCT. Fig. 32 (a) denotes the rate of the data after variable length coding of the transformed components in three small blocks. Since the data quantity after variable length coding depends on its input information, the data quantity varies in each block as shown in Fig. 32 (a). Therefore, if an error occurs in a first small block to deviate the variable length code synchronism, the beginning position cannot be detected in the second and third small blocks, thereby resulting in failure of decoding in all three small blocks. By contrast, in Fig. 32 (b), first the data region after variable length coding is divided into three recording blocks. Then the recording blocks are written from the beginning sequentially from the variable length code word expressing the low region of each DCT block. If the number of remaining bits of each recording block becomes smaller than the maximum code length of variable length coding used therein, writing is once stopped there. By thus operating, the series of consecutive variable length code words written from the beginning of the recording block is not interrupted in the midst of a code word. Next, the variable length code words not written in the recording block at this stage are recorded into an empty region including the other recording blocks. Therefore, only the code words of high range not important visually are written into the recording blocks other than the corresponding recording blocks (the portion indicated by H in Fig. 32 (b). By thus formatting, if an error occurs in one small block, decoding is resumed in other small blocks from the beginning of the recording block, so that the effects of an error may be kept to a minimum limit.

Fig. 1 is a block diagram of a signal processing unit of a recording apparatus in an embodiment of the invention. Same as in the prior art, the video signal digitized by analog-to-digital (A/D) conversion by the known art is fed into a discrete cosine transform (DCT) circuit 1 to undergo DCT for the purpose of data compression. In the DCT circuit 1, by performing DCT in each DCT block, and the transformed signal is produced into a quantizing circuit 2 from the data of the low frequency region (low band) in the unit of 1 pixel (the data of 64 transformed pixels is produced per 1 DCT, and the parallel data string comprises 8 bits per pixel). In the quantizing circuit 2, the input data is quantized in each pixel, and is sent out into a variable length coding circuit 3 for coding at high efficiency. In the variable length coding circuit 3, according to the known algorithm such as two-dimensional Huffman code, the data is transformed into codes of variable length on the basis of the 0 run length and amplitude value of the quantized value, and the parallel data strings of maximum 16 bits are put out into a memory circuit 4. The memory circuit 4 comprises, as shown in Fig. 2, an address control circuit 11, and two RAMs (random access memories, RAMa 12, RAMb 13) in which the write/read address is controlled by it, and these RAMs are assigned with 16 bits per address, that is, the maximum number of bits of one variable length code word, and the storage capacity is set at a value capable of storing the variable length coded data strings for 30 DCT blocks (hereinafter called one video segment), respectively. The address control circuit 11 controls the address so as to write the input data strings sequentially from the head address of the RAMa 12, and when data is written in all addresses of the RAMa 12, that is, in 1 video segment, the address is transferred to the head of the next RAMb 13, and the address is controlled so that the data strings may be sequentially written into the RAMb 13 from this head address. At the same time, the RAMa 12 changes from the write mode into the read mode, and the data strings are sent out into the format-
ting circuit 5 from the head address by the address control circuit 11. Next, when the data strings are written into all addresses in the RAMb 13, this time, the RAMb 13 is changed to the read mode, and the data strings are sent into the formatting circuit 5 from the head address, while the RAMa 12 is changed to the write mode, and the data strings are written in from the variable length coding circuit 3. Such action is repeated, and the data coded in variable length is put out into the formatting circuit 5.

The formatting circuit 5 divides the data strings of 1 video segment, in cooperation with a memory circuit 6, into two blocks, that is low frequency component (first block) and high frequency component (second block), in every DCT block as shown in Fig. 4. The memory circuit 6 comprises, as shown in Fig. 3, an address control circuit 14, and four RAMS (RAMc 15, RAMd 16, RAMe 17, RAMf 18) in which write/read addresses are controlled by it, and these RAMs are assigned with 8 bits in every address. The operation of the formatting circuit 5 and memory circuit 6 is explained below. The formatting circuit 5 writes the data strings of a specific number of bytes (in this embodiment, 10 bytes = 80 bits) from the head address corresponding to the DCT block, out of the variable length data strings in every 1 DCT block sequentially produced from the memory circuit 4, into the RAMc 15 sequentially from the head address. At this time, the formatting circuit 5 sends the data to the RAMc 14 every time 8 bytes of the memory corresponding to one address are filled up, regardless of the unit of the variable length code, if within the same DCT block, and the address control circuit 14 does not update the address until then, that is, within 1 DCT block unit, as shown in Fig. 3 (b), the data is filled up sequentially from the most significant bit (MSB) of the head address corresponding to the DCT block. When the data for 10 bytes is written into the RAMc 15, the address control circuit 14 specifies an address not filled up with all 8 bits in the RAMd 16, and the formatting circuit 5 writes the remaining data in the DCT block processed at the present from the beginning of vacant bits of that address into the RAMd 16 until the end. Therefore, as shown in Fig. 3 (b), data of different DCT blocks may coexist at the same address. At the end of each DCT block, however, in order to distinguish from the next block, the end-of-block (EOB) code is added. Here, the address control circuit 14 updates the address every time the data of 8 bits is filled up. When writing of the data strings of one DCT block into the RAMd 16 is over, the address control circuit 14 transfers the address again to the beginning corresponding to the next DCT block of the RAMc 15. Thereafter, same as above, the formatting circuit 5 write the data of 10 bytes, and writes the remaining data into the RAMd 16.

By repeating such action, the data strings of 1 video segment are written into the RAMc 15, RAMd 16, when the address control circuit 14 shifts the address to the beginning of the next RAMe 17, thereby controlling the address so that the data strings may be sequentially written into the RAMe 17 from this head address, same as in the RAMc 15. At the same time, the RAMc 15, RAMd 16 are changed from the write mode into the read mode, and thus formatted data strings are sent out from the head address of the RAMc 15 into the error correction code adding circuit sequentially from the head address by means of the address control circuit 14. The RAMe 17 is same as the RAMc 15, and when the data strings for 10 bytes of the DCT block are written in, the remaining data strings are written into the RAMf 18 in a filled state same as in the RAMd 16. When the data strings for the portion of 1 video segment are written into the RAMe 16, RAMf 17, these RAMs are set in read mode, and they are put into the error correction code adding circuit 7, same as in the foregoing RAMs, and the RAMc 15, RAMd 16 are set in the write mode, and the data strings from the formatting circuit 5 are written in the same manner as above. This operation is repeated, and each DCT block in 1 video segment is formatted, being divided in a first block of a fixed length filled up from the data of the low frequency components, and a second block of a variable length consisting of the remaining high frequency component data, as shown in Fig. 4. Here, the first block and second block are not divided by a specific frequency, but the data of the second block is the extra data not entering the first block when filling up sequentially from the low frequency data. As a result, the second block contains data of higher frequency than the first block.

Consequently, the data strings coming out of the memory circuit 6 are combined with error correction code by the error correction code adding circuit 7, and are recorded, same as in the prior art, in a tape 500 by way of modulation circuit 8, recording circuit 9 and magnetic head 10. In the tape 500, accordingly, each DCT block is recorded separately for the low frequency components and high frequency components.

A reproducing apparatus for reproducing thus recorded signals is explained below while referring to drawings. Fig. 5 is a block diagram of a signal processing unit of a reproducing apparatus in an embodiment of the invention. In reproduction, the signal reproduced by the magnetic head 10 is sufficiently amplified in a reproduction amplifying circuit 19, and is demodulated in a demodulation circuit 20, and put into an error correction circuit 21. In the error correction circuit 21, the error caused by dropout or the like on the tape is checked and corrected, and the corrected data is sent into a memory circuit 22. The memory circuit 22 comprises, as shown in Fig. 6, four RAMs, RAMg 29, RAMh 30, RAMi 31, RAMj 32, and an address control circuit 28 for controlling their addresses. The data string entering the memory circuit 22 is controlled in address by an address control circuit 28, and the data of the first block (low frequency data) of each DCT block is first sequentially written into the RAMg 29, and after writing of the first block, the data of the second block (high frequency data) is written into the RAMh 30. When the data strings of one video seg-
ment are written into the RAMg 29, RAMh 30, the address control circuit 28 controls the address so that the data of the first block of the next video segment may be sequentially written into the RAMi 31, and the data of the second block, into RAMj 32. At the same time, the RAMg 29, RAMh 30 are changed from the write mode into the read mode, and the data is put out into a deformatting circuit 23. The deformatting circuit 23 comprises a memory circuit 22, two RAMs shown in Fig. 7, RAMk 34, RAMl 35, and an address control circuit 33 for controlling their addresses, and these RAMs deformat the data strings of the DCT block formatted in two blocks by using a memory circuit 24 having a 16-bit width equivalent to the maximum number of bits of one variable length code per address, into data strings of one variable length code unit. This operation is described below. The deformatting circuit 23 controls the address control circuit 28, and first feeds the 10-byte data which is the low frequency data of the first DCT block from the RAMg 29, from the head address of the RAMk 34 of the memory circuit 24 sequentially, and when the movement of the data in the low frequency range is over, the deformatting circuit 23 next controls the address control circuit 28, shifts the address to the head address of the RAMh 30, thereby producing sequentially the high frequency data of this DCT block. Simultaneously, the deformatting circuit 23 controls the address control circuit 33 of the memory circuit 24, and fills up the high frequency data sequentially from the address not filled at all with the bits of the RAMk 34. By repeating this operation, the data strings for one video segment accumulated in the RAMg 29, RAMh 30 are fed into the RAMk 34 of the memory circuit 24 in the sequence of the DCT blocks. Therefore, in the RAMk 34, the data of low frequency and high frequency are not distinguished. Next, when the data of one video segment is fed into the RAMk 34, the RAMk 34 is changed to the read mode, and this data string is delivered to a variable length decoding circuit 25 in the sequence of addresses. At the same time, the deformatting circuit 23, in the same operation as above, feeds the data of the RAMi 31, RAMj 32 of the memory circuit 22 into the RAMk 35 of the memory circuit 24. Likewise, when shift of data for one video segment is over, returning to the beginning, the data of the newly updated RAMg 29, RAMh 30 is moved to the RAMk 34. Thereafter, as far as the state of reproduction continues, this action is repeated.

The data string sent out from the memory circuit 24 is decoded into 0 run and amplitude value by the known art by detecting the length of each code from the determined bit pattern by the variable length decoding circuit 25, and is put into an inverse quantizing circuit 26. The inverse quantizing circuit 26 inversely quantizes the amplitude value including the obtained 0, and transforms into the signal right after DCT at the time of recording. This signal is converted into a signal on the time axis by an inverse DCT circuit 27, and an analog video signal is delivered from a digital/analog converting circuit (not shown), and is interfaced with a monitor or video appliance.

Thus, according to the embodiment, the data string coded in variable length is divided into two blocks in the unit of 1 DCT block, and the data of low frequency at fixed length is recorded in the first block and the data of high frequency at variable length in the second block, and these blocks may be recorded in the unit of one video segment. Therefore, if a large error occurs in reproduction, since the data of the first block has a fixed length and is recorded in the unit of 1 video segment, this portion may be normally reproduced when the error is eliminated, and propagation of error is avoided. Besides, in the case of special reproduction such as high speed reproduction not tracing the track accurately, by tracing only the first block, the low frequency region of signal can be reproduced, so that the reproduced image may be also monitored at the time of special reproduction.

In the foregoing embodiment, the recording apparatus and reproducing apparatus are mentioned as different ones, but in the recording and reproducing apparatus integrally incorporating the recording and reproduction, needless to say, the memory circuit 4 in recording and memory circuit 24 in reproducing can be shared, and the memory circuit 6 in recording and memory circuit 22 in reproducing can be shared, too.

The formatter/deformatter circuit of the invention is described herein. For the sake of simplicity of explanation, we refer to an embodiment for realizing the format as shown in Fig. 32 (b). Therefore, the method of transformation is DCT. As the format, as shown in Fig. 32 (b), three recording blocks of a fixed length are set, the data is written in from the variable length code word expressing the low band of each corresponding DCT block (small block) from the beginning of each recording block. In this embodiment, therefore, one video segment is composed of three DCT blocks. The maximum code length of the variable length code is set at 16 bits, and when the number of remaining bits of each recording block becomes smaller than 16 bits, writing of variable length code word is stopped. In this way, when writing of low frequency range of each recording block is over, the variable length code expressing the high frequency range not written up fully yet is written successively to the variable length code word expressing the low frequency range of each recording block (the portion indicated by H in Fig. 32 (b)). The variable length code word expressing the high frequency range is written into three DCTs sequentially without gap from the remaining space of the recording blocks corresponding to DCT 1. Accordingly, the variable length code signal expressing the high frequency range is not always written into the corresponding recording block.

This explanation relates to a recording apparatus or reproducing apparatus corresponding to a case of input of quantized value after DCT and quantizing as mentioned above. To simplify the explanation, since the
maximum code length of the variable length code is set at 16 bits, the input and output bit width of FRAM and VRAM in the explanation is set at 16 bits.

Fig. 8 is a block diagram of a recording apparatus of the invention. In Fig. 8, a numeral 41 is an input unit, 42 is a variable length coding unit, 43 is a code length detecting unit, 44 is a shift device, 45 is a selector, 46 is a register, 47 is a first memory VRAM (variable length RAM), 48 is a switch, 49 is a shift device, 50 is a selector, 51 is a register, 52 is a code length detector, 53 is a second memory FRAM (formatting RAM), 54 is an output unit, and 55 is a control unit.

The operation of this embodiment is explained below. The quantized value entering from the input unit 41 is coded in variable length in the variable length coding unit 42. Simultaneously with variable length coding, in the code length detecting unit 43, the code length of the produced variable length code word is detected and fed into the control unit 55. The variable length code word delivered from the variable length coding unit 42 is shifted in turn by the shift device 44. This shift extent is controlled by the control unit 55 to the quantity in which the first bit of the presently entered variable length code word is positioned to the next bit of the final bit of one variable length code word before. More specifically, the control unit 55 calculates the shift extent on the basis of the code length entered from the code length detection unit 43. The variable length code word shifted in turn in the shift device 44 is mixed with the series of the variable length code words up to one word before being stored in the register 46, in the selector 45, and stored in the register 46. If the series of the variable length code word over 16 bits not recorded in the VRAM 47 is stored in the register 46, the series of 16 bits is written into the VRAM from before. In this way, the variable length code word produced from the variable length coding unit 42 is transformed into bit strings of 16 bits each filled up without gap, and recorded in the VRAM 47.

Next is explained the method of recording the data filling up the VRAM 47 into the FRAM 53 in a form as shown in Fig. 32 (b) by formatting. To begin with, the method of writing the variable length code word expressing the low frequency range sequentially from the beginning of each recording block in Fig. 32 (b) is explained (writing of low frequency region). By the switch 48, the VRAM 47 is first selected as the input of the shift device 49. Then, the shift extent is controlled so that the data may be recorded without gap from the beginning of the recording block of the shift device 49, from the VRAM 47 entered through the switch 48. In the selector 50, the feedback of the register 51 is selected in the register 51 from the most significant bit to the final bit of the data already stored, and the input data from the shift device 49 is selected for the lower bits. The threshold value (bit position) of this selection is determined in the control unit 55 by using the shift extent in the shift device 49. It is thus possible to connect the already recorded data and the input data without gap, and this data is put into the register 51. At the same time, in the code length detecting unit 52, the code length of the code word starting from the position indicated by the head pointer of the code word on the present register is detected at every basic time. By adding thus obtained code length to the above pointer, the head pointer of the next code word is obtained. If the position of the head pointer of the code word of the register 51 exceeds the most significant bit by 16 bits, the data of the upper 16 bits is written into the FRAM 53. The content of the register 51 is shifted 16 bits upward by using the selector 50. At the same time, the head pointer of the code word is subtracted by 16 bits. In this way, when the data produced from the VRAM 47 is written sequentially into the FRAM 53, it is possible to detect how far the data is written in the recording blocks in the code word unit of the variable length code word. When the number of remaining bits of the recording block is less than 16, the data of the upper 16 bits of the register 51 is written into the FRAM 53. Once finishing the writing into the DCT block, writing of next DCT block is started.

By executing such operation in three DCT blocks, the low frequency portion in Fig. 32 (b) is formatted. Below is explained the method of writing variable length code word corresponding to the high frequency range not written yet in the FRAM 53 (writing of high frequency range).

As shown in Fig. 32 (b), the low frequency portion and high frequency portion of each recording block are usually separated in the midst of one word (16 bits) of FRAM. In the first place, the final code word of the variable code word expressing the low range written at the present in the FRAM 53 is taken out, and the variable length code word expressing the high frequency range must be connected without pause behind it, and the code is written again from the FRAM 53. Therefore, first by changing over the switch 48, the output of the VRAM 53 is fed into the register 51 through the shift device 49 and selector 50. Next, changing over the switch 48, the variable length code word expressing the high frequency range is fed from the VRAM 47 into the shift device 49. Consequently the shift device 49 shifts the variable length code word expressing the high frequency range entered so as to connect without gap to the variable length code word expressing the low frequency range already stored in the register 51. The shifted variable length code word is mixed with the variable length code word expressing the low frequency range delivered from the register 51 in the selector 50, and is fed into the register 51. At the same time, in the code length detection unit 52, while detecting the code length of the variable length code word expressing the high frequency range, the data is written into the FRAM 53 same as in writing of low frequency range. In this way, the same process is repeated until the remaining space is used up in each recording block. Or, in the midst of processing, if all variable length code words corresponding to a certain DCT block are written, the processing is once stopped there,
and the variable length code words of the high frequency range in the next DCT block are written in the same manner. Thus, the data formatted on the FRAM 53 is sequentially produced from the output unit 54.

By thus repeating a relatively simple process in this procedure, the format as shown in Fig. 32 (b) is realized. The invention may be applied thus in real time processing of high speed input data such as moving picture by using two memories, VRAM, FRAM.

Referring now to Fig. 9, an embodiment of reproducing apparatus of the invention is described below. In Fig. 9, numeral 56 denotes an input unit of formatted data. 57 is a FRAM, 58 is a switch, 59 is a shift device, 60 is a selector, 61 is a register, 62 is a code length detection unit, 63 is a VRAM, 64 is a selector, 65 is a register, 66 is a shift device, 67 is a variable length decoding unit, 68 is a code length detection unit, 69 is an output unit, and 70 is a control unit.

The operation of this embodiment is explained herein. As shown in Fig. 32 (b), in order to separate the formatted data into DCT blocks and write into the VRAM, same as in the case of formatting in the first embodiment, the low frequency portion is first written into the VRAM, then the high frequency portion is separated and written into the VRAM in each DCT block. This operation is called deformatting, which is described below.

The formatted data is put into the FRAM 57 from the input unit 56. The low frequency portion is transferred from the FRAM 57 into the VRAM 63 in the following procedure. By changing over the switch 58, the data of the FRAM 57 is fed into the register 61 through the shift device 59 and selector 60. At the same time, in the code length detection unit 62, the code length of variable length code word at every time is detected from the data of the register 61, thereby detecting to see how far the data is written in the position of the recording block in the variable length code word unit. In this way, when the series of the variable length code work in the register 61 exceeds 16 bits, the upper 16 bits of the register 61 are written into the VRAM 63. Meanwhile, when it is detected that the number of remaining bits of the recording block becomes smaller than 16 by code length detection, the upper 16 bits of the register 61 are written into the VRAM 63, and the processing of the low frequency range to that DCT block is terminated. By executing such processing in each DCT block, deformatting of low frequency range is realized.

Deformatting of high frequency range is as follows. In deformatting of high frequency range, same as in formatting, it is necessary to mix the variable length code in the low frequency range and the variable length code word in the high frequency range within 1 word (16 bits) on the VRAM. Accordingly, in the first place, by picking up the final code word of the variable length code word expressing the low frequency range written in the VRAM 63 at the present, the variable length code word expressing the high frequency range is connected behind it without gap, and written again into the VRAM 63. Accordingly, by first changing over the switch 58, the output of the VRAM 63 is fed into the register 61 by way of the shift device 59 and selector 60. Then changing over the switch 58, the variable length code word expressing the high frequency range is entered from the FRAM 57 into the shift device 59. The shift device 59 shifts the variable length code word expressing the high frequency range supplied so as to connect without gap with the variable length code word expressing the low frequency range already stored in the register 61. The shifted variable length code word is mixed with the variable length code word expressing the low frequency range delivered from the register 61 in the selector 60, and is fed into the register 61. At the same time, in the code length detection unit 62, while detecting the code length of the variable length code word expressing the high frequency range, the data is written into the VRAM 63 same as in writing of low frequency range. In this way, the same process is repeated until no free space is left in each recording block. Or, in the midst of processing, when all variable length code words for a certain DCT block are completely written in, once processing is stopped, and the variable length code words in the high frequency range of the next DCT block are similarly written in. Thus, the deformatted data separated in each DCT block is recorded on the VRAM 63.

The method of variable length decoding of the deformatted data recorded in the VRAM 63 is explained below. First of all, the series of consecutive variable length code words coming out of the VRAM 63 are fed into a register 65 through a selector 64. In a shift register 66, the variable length code word coming out of the register 65 is shifted so that the beginning bit may come to the most significant bit, and fed into the variable length decoding unit 67. In the variable length decoding unit 67, the input variable length code word is decoded, converted into a quantized value, and produced from the output unit 69. At the same time, in the code length detection unit 68, detecting the code length of the decoded variable length code word, the head position of the next code word in the register 65 is determined. In this manner, decoding processing is effected on every variable length code word. If the quantity of data not decoded yet on the register 65 is smaller than 16 bits, new data is fed from the VRAM 63 by using the selector 64, and connected behind the data stored in the register 65, and is entered again the register 65.

By executing such processing, the formatted data can be decoded into a quantizing value. In the invention, by using two memories, FRAM and VRAM, it is possible to realize a reproducing apparatus of input signals of high speed such as moving picture, by a relatively simple processing.

Finally, an embodiment of the apparatus capable of not only reducing the circuit scale but sharing the recording apparatus and reproducing apparatus is explained by reference to Fig. 10. In Fig. 10, numeral 71 denotes a coding input unit, 72 is a decoding output unit, 73 is a
variable length coding/decoding unit, 74 is a code length
detection unit, 75 is a switch, 76 is a shift device, 77 is
a switch, 78 is a selector, 79 is a register, 80 is a VRAM,
81 is a switch, 82 is a shift device, 83 is a selector, 84
is a register, 85 is a code length detection unit, 86 is a
FRAM, 87 is a code output unit, 89 is a decoding input
unit, and 89 is a control unit.

First, the recording operation in this embodiment is
explained. In recording, the input of the shift device 76 is
set at the output of the variable length coding unit 73
by the switch 75. The input of the selector 78 is set at
the output of the shift device 76 and register 79 by the
switch 77. By thus setting the switch 75 and switch 77,
the apparatus in Fig. 10 may be matched with the re-
cording apparatus in Fig. 8. In this way, by using two
switches, the recording apparatus is realized in this em-
bodiment.

The reproducing operation in this embodiment is
explained successively. In reproducing, the input of the
shift device 76 is set at the output of the register 79 by
the switch 75. The input of the selector 78 is set at
the output of the VRAM 80 and register 79 by the switch 77.
Furthermore, the output of the shift device 76 is connect-
ed to the variable length decoding unit 73, and the output
of the register 84 is connected to the input of the VRAM
80. By thus setting the switch 75 and switch 77, the ap-
paratus in Fig. 10 may be matched with the reproducing
apparatus in Fig. 9. By using two switches, the repro-
ducing apparatus is realized in this embodiment.

In this embodiment, therefore, the recording/repro-
ducing apparatus may be realized in an almost same
circuit scale of recording apparatus or reproducing ap-
paratus. Hence, the circuit scale may be reduced signif-
ically as compared with the conventional case of in-
stalling the recording apparatus and reproducing appa-
ratus independently.

In the foregoing three embodiments, the constitui-
tions of the recording apparatus, reproducing appara-
tus, and recording/reproducing apparatus of the invention
have been described herein. The number of bits of
the registers 46, 65 and 79 in the above embodiments
is equal to \(16 \times 2 = 32\) bits, while the registers 51, 61
and 84 may be realized sufficiently at \(16 \times 3 = 48\) bits.

In the illustrated embodiments, the maximum code
length of all variable length codes is 16 bits, but the in-
vention may be similarly applied to variable length codes
having other arbitrary maximum code lengths. Likewise,
it may be also applied to other formats than the format
in Fig. 32 (b), or to an arbitrary number of small blocks.
In the actual circuit composition, various constitutions
than those mentioned hereabove may be possible.

Being thus composed, in the recording apparatus of
the invention, by using two memories, VRAM and
FRAM, variable length coding and formatting are exe-
cuted in a pipeline system. As a result, complicated for-
mattting may be applied also to high speed input signals
such as moving picture signals. In the reproducing ap-
paratus of the invention, incidentally, same as in the re-
cording apparatus, by using VRAM and FRAM, defor-
mating and variable length decoding may be realized
at high speed. Finally, the recording apparatus and re-
producing apparatus of the invention share many similar
points in the circuit composition, and accordingly by
changing over the processing sequence by means of
switches when recording and reproducing, almost all cir-
cuits can be shared, so that the circuit scale may be ef-
effectively reduced.

A more specific constitution of a compression ap-
paratus is explained by reference to a block diagram in
Fig. 11. In the diagram, numeral 100 denotes a small
block forming unit, 101 is a large block forming unit, 102
is a orthogonal transforming device, 103 is a quantizing
unit, 104 is a variable length coding unit, 106 is a regis-
tor, 108, are RAMs, 106 is a data control unit, 123 a
transmission unit, and 105, 107, 112, 113, 116, 117, 119,
122 are switches.

The small block forming unit 100 divides the video
signals in a unit of 1 frame being entered into small
blocks (these small blocks are the minimum units of sub-
sequent signal processing) consisting of sample values
in a total of 64 pixels of horizontal 8 pixels by vertical 8
pixels. The small blocks are assembled into one large
block (one video segment) in a group of every 30 small
blocks in the large block forming unit 101. Fig. 12 is a
structural diagram of the large block forming unit, in
which 200 is a brightness (Y) signal input unit, 201 is a
color difference signal R-Y (CR) input unit, 202 is a color
difference signal B-Y (CB) input unit, 203 is a frame
memory, and 204 is an address controller. The sample
values of small blocks supplied from the brightness (Y)
signal input unit 200, color difference signal R-Y (CR)
input unit 201, and color difference signal B-Y (CB) input
unit 202 are once accumulated in the frame memory
203, and put out into the orthogonal transforming device
102 in every large block of 30 small blocks according
to the address controller 204, in the sequence of Y to Y
to CR to Y to CB to Y to Y to CR to Y to Y to CB to ...
to Y to Y to CB.

In Fig. 13, the block indicated by shaded area de-
notes a small block, and by shuffling and collecting 30
small blocks at various positions on the screen, one
large block (hereinafter this unit is called a video seg-
ment) is composed. By thus shuffling, the quantity of in-
formation on the screen is dispursed, and the quantity
of information included in each video segment is hence
nearly equal. Therefore, if the quantity of information is
biased depending on the locations on the screen, it is
to possible to compressed efficiently.

The orthogonal transforming device 102 orthogo-
nally transforms the input small blocks of sample values
in each unit two-dimensionally by the DCT. In this or-
thogonal transforming device 102, first the DCT is per-
formed in the horizontal direction of small blocks, and
then the orthogonal components undergoing DCT in the
horizontal direction are reshuffled in the vertical direc-
tion in a horizontal and vertical reshuffling part (not
shown) built in the orthogonal transforming device 102, and are subjected to DCT in the vertical direction. The frequency components thus subjected to DCT are re-shuffled and arranged from the lowest frequency components in Fig. 14. In Fig. 14, the upper left corner denotes the orthogonal components corresponding to the lowest frequency both horizontally and vertically, and the right side refers to the orthogonal components expressing the higher frequency in the horizontal direction, and the left side shows the orthogonal components of the lower frequency. Here, the direct current (DC) components are disposed at number 1.

The orthogonal components of every small block (DCT block) thus undergoing two-dimensional DCT is put in the video segment unit into the quantizing device 103 in the numerical order in Fig. 14 from the orthogonal components expressing the low frequency range in both horizontal direction and vertical direction.

Fig. 15 shows the output sequence of the DCT blocks, in which the orthogonal transforming device 102 processes in the sequence of input from the large block forming unit, and hence the outputs are produced in the sequence of the DCT block, that is, Y to Y to CR to Y to Y to CB and so forth (hereinafter, as shown in the drawing, DCT No. 0 to DCT No. 14 are called the first half 15 DCT blocks, and DCT No. 15 to DCT No. 29, second half 15 DCT blocks).

The orthogonal components put in the quantizing device 103 are quantized except for the DC components (hereinafter the other orthogonal components than DC components are called AC components). This quantizing refers to the operation for rounding the values of the orthogonal components in order to control the data quantity after coding. The quantized data of AC components quantized in the numerical order of the DCT blocks are delivered to the variable length coding device 104 for coding at high efficiency. In the variable length coding device 104, according to the two-dimensional Huffman code or other algorithm, the data is transformed into the code word data of variable length on the basis of the 0 run length and amplitude value of the quantized data other than the DC components. Here, the maximum length of the code word data is 16 bits, which is assigned to the code word data of a relatively large amplitude of a very small probability of occurrence, and the maximum code length expressing the 0 run length is 15 bits.

The data coded in the variable length coding device 104 is formatted according to the rule explained below into three sync blocks (syncblock0, syncblock1, syncblock2) shown in Fig. 16, and is combined with error correction code, ID and other information signals by the transmission unit 123, and modulated by a modulation unit (not shown) and recorded on a tape.

Formatting of variable length code into sync block is explained. Three sync blocks have a data width of 8 bits as shown in Fig. 16, and syncblock 0 and syncblock1 consist of ten fixed blocks (regions) of 10 bytes, and five fixed blocks (regions) of 5 bytes, and syncblock 2 comprises a free region of 125 bytes. The code word data of variable length coded by the variable length coding device 104 is divided into three sync blocks (syncblock0, syncblock1, syncblock2) in Fig. 16 and written. The fixed blocks of syncblock0 and syncblock1 are numbered as shown in Fig. 16, that is, the fixed blocks 0, 1, 3, 4, 6, 7, 9, 10, 12, 13, 15, 16, 18, 19, 21, 22, 24, 25, 27, and 28 are 10-byte fixed blocks, and blocks 2, 5, 6, 11, 14, 17, 20, 23, 26, and 29 are 5-byte fixed blocks. In these fixed blocks, the code word data of the DCT blocks corresponding to the numbers are written by priority, and it is also formatted that the code word data of the first half 15 DCT blocks are written by priority in syncblock0 (fixed blocks 0 to 14), and code word data of the second half 15 DCT blocks in syncblock1 (fixed blocks 15 to 29). Fig. 17 is the configuration showing each fixed block, in which (a) denotes the 10-byte block and (b) represents the 5-byte block, and the data (10 bytes in this embodiment) of the DC component of the DCT block corresponding to the number is written at each beginning, being followed by the code word data of the AC components in the sequence of the least significant bit (LSB). Fig. 18 shows the mode of writing of code word data in sync blocks, and in this example the code word data quantity of AC components is 90 bits or more (overflowing from fixed block 0) in DCT0, within 70 bits in DCT1, and 40 bits or more (overflowing from fixed block 2) in DCT2. In the first place, the DC component data of DCT0 is written in block 0, and the code word data of AC components of DCT0 is written in sequentially in succession. At this time, when the region of the fixed block 0 is filled up, writing of DCT0 data is temporarily stopped, and then data of DCT1 is written into fixed block 1. When all of code word data of DCT1 is written in and if there is a vacant area in fixed block 1, this vacant area is skipped, and the next DCT2 data is written in from the beginning of the fixed block 2. In this way, all fixed blocks are first filled up with the code word data of DCT blocks corresponding to the numbers. Then, the next step, since the data of DCT0 is not fully written in, the remaining code word data is written into the vacant area of the fixed block 1. When all data of DCT0 is written in, the data of DCT2 of which code word data is not fully written is processed. As shown in Fig. 8, if there is a vacant area in the fixed block 1, the remaining code word data is written in this space, and when the region of the fixed block 1 is filled up, the remaining code word data is written into a vacant area in the next empty fixed block. By repeating this action, the data of the DCT blocks are written into sync blocks (in the numerical sequence of DCT, data is sequentially written into the empty area of the smaller fixed block numbers). As mentioned above, after priority writing of data of the first half 15 DCT blocks in syncblock0 and data of the second half 15 DCT blocks in syncblock1, if there are still code word data not written yet, the remaining code word data is written in the empty
area, if any, of the syncblock0 or syncblock1, or if there is no empty space in syncblock0, syncblock1, the data is written into syncblock2. In syncblock2, however, the data of the first half 15 DCT blocks are written by priority. In syncblock2, different from syncblock0, syncblock1, it is prohibited to mix code word data of different DCT blocks in the region of 1 byte. As shown in Fig. 18, the code word data of the DCT block of the same number as the fixed block number is called the low range data (LAC), and the code word data written in syncblock 2 and other number data are called high range data (HAC).

Thus, when formatting the code word data of variable length coding (LVC hereinafter), it is difficult in timing to format by writing and processing into fixed blocks by dividing into LAC and HAC in every code word data produced one after another from the variable length coding device 104, or by processing by priority writing of data of first half/second half 15 DCT blocks into respective sync blocks, and therefore the output of the variable length coding device 104 is once stored in a buffer RAM, and the code word data is shuffled.

The buffer RAMs include, in Fig. 11, DRAM 114, 115, VRAM 108, 111, FRAM 120, 121. More specifically, DRAM 114, 115 are the RAMs for storing the data of DC components, VRAM 108, 111 are the RAMs for storing the VLC-ed data, and FRAM 120, 121 are the RAMs for temporarily storing the formatted data. Those RAMs are prepared in pairs, so that one is used in writing mode while the other is used in reading mode (which is, so to speak, the ping-pong structure). This reading/writing action is changed over by the switches 113, 116, 107, 112, 119, 122, and this changeover is effected in every unit of 1 video segment. These operations are described below. It is supposed, in the following explanations, that the switches 113, 116, 107, 112, 119 and 122 are selected at the black-spot side contacts.

In each DCT block, first the DC component is produced from the variable length coding device 104. At this time, the switch 105 is selected at the b side by the command from the variable length coding device 104, and the DC component is written into the DRAM 115 through the switch 113. The variable length coding device 104, after producing the DC component, changes over the switch 105 to the contact a side, and delivers the data of AC component into the data control unit 106. The data control unit 106 writes, through the switch 107, the data of one code word in every address (1 word = 16 bits) in the VRAM 108 as shown in Fig. 19 (b), and detects the end (end of block) code which is the code word data indicating the end of each DCT block, then stores the next address value of writing the eob code into the pointer RAM 109 as the head address of the next DCT block. When the data of DCT blocks are written in as shown in Fig. 19 (a), the values of 0, 8, 14, 17, 30, and so forth are sequentially stored in the pointer RAM. The bit width of 1 word of VRAM depends on the bit length of the code word data, and in this conventional apparatus, since the maximum bit length of code word is 16 bits, one word of VRAM 108, 111 is 16 bits wide.

While writing the data from the variable length coding device 104 into the DRAM 114 or VRAM 108 in this way, the DRAM 116 and VRAM 111 are in reading mode, and from these RAMs the data written in the period one video segment are read out by the control of the data control unit 118. The data control unit 118, when processing the data of DCT blocks, first connect the switch 116 to the c side, and writes the DC component read out from the DRAM 115 into the beginning portion of the fixed block of the FRAM 121 as shown in Fig. 18. Next, the data control unit 118 connect the switch 117 to the d side, and writes the data of AC component written in the VRAM 111 into the FRAM 121 by filling sequentially according to the above rule sequentially from the beginning of the DCT block on the basis of the value of the pointer RAM 110.

At this time, the FRAM 120 is in read mode, and the data is sent out to the transmission unit 123 sequentially from the head address through the switch 122.

When the data processing time of one video segment is over, the switches 107, 112, 113, 116, 119, 122 are changed over to the opposite contact (while spot) side, and the mode of the corresponding RAMs is changed over, and the same operation as above is repeated.

Next is explained the case of reproducing the data strings recorded on a tape by the above recording apparatus. Fig. 20 is a block diagram of a reproducing apparatus. The flow of data in reproduction is reverse to that of recording, and the composition of reach RAM is in ping-pong structure same as in the recording apparatus. The switches, 125, 126, 131, 132, 137, 139 are changed over in the unit of one video segment period, and each RAM is changed over in write/read mode. It is supposed in the following explanations that the switches are selected at the black-spot contact side. The data demodulated through the reproducing amplifier and demodulator, not shown same as in the recording apparatus, is supplied into the transmission unit 124. In the transmission unit 124, removing the information such as index added after error correction, the data concerning the image (variable length code) is written into FRAM 127 through switch 125. The data control unit 129 reads out the data written in the period one video segment before from the FRAM 126 through the switch 128. When processing the data of each DCT, the data control unit 129 first changes over the switch 130 to the e side, writes the DC component into the DRAM 134, then changes over the switch 130 to the f side, cuts out the data of AC component filling up the FRAM 126 in the unit of code word, and writes the one-code word data into the VRAM 136 in every address as shown in Fig. 19 (b). At the same time, the address of the VRAM 136 for writing the beginning data of DCT block is written into the pointer RAM. The variable length code decoding device 143 changes over the contact of the switch 142 to
the h side, and reads out the DC component of the DCT block for the next decoding processing from the DRAM 133, and changes over the switch 142 to the g side, and reads out the data of the AC component written in the period of one video segment before sequentially from the address of the VRAM indicated by the pointer RAM 138 through the register 141, thereby decoding into the zero run length and amplitude value, and produces to the inverse quantizer 144 sequentially from the DC component. The inverse quantizer 144 inversely quantizes the decoded data, and produces the inversely quantized data into the inverse orthogonal transforming device 145. The inverse orthogonal transforming device 145 inversely performs DCT on the input inverse quantized data, transforms from the data in the frequency region into the data in the time region, and produces into a block assembling unit 146. In the block assembling unit 146, the data of every input block is inversely shuffled, while the scattered image data is reassembled into the data of the original one frame portion, and is sent out into the D/A converter (not shown), and converted into an analog video signal, which is sent out into the monitor television or the like.

In such apparatus, it is when all values after quantization of orthogonal components excluding DC components (that is, AC components) are other than zero (the zero run is zero and all quantized data are other than zero) that the number of code words per 1 DCT block reaches the maximum, and at this time there are a number of code words having the eob code (the code indicating the end of 1 DCT block) added to the number of AC components. If there are 63 AC components in 1 DCT block as shown in Fig. 14, the maximum number of code words including the eob code is 64.

In this apparatus, meanwhile, in writing data into the VRAM, since the data of one code word is assigned to one address, and the data is sequentially written in from the head address of the VRAM sequentially from the DCT block 0, the memory capacity of one VRAM is required as follows, seeing that there are 30 DCT blocks in the video segment as the processing unit:

\[ 64 \times 30 \times 16 = 30720 \text{ bits.} \]

This value of memory capacity is more than 10 times the data quantity being actually recorded of 2700 bits (in this apparatus, 125 \( \times 8 \times 3 - 10 \times 30 = 2700 \)).

Accordingly, an embodiment for reducing the memory capacity of the VRAM is explained below. Fig. 21 is a block diagram showing the data control unit of the recording apparatus of the invention. In the apparatus of this embodiment, the blocks acting same as in the foregoing apparatus are identified with the same reference numbers as in Fig. 11 and Fig. 20, and their explanations are omitted. In Fig. 21, numeral 302 is a code length table for detecting presence or absence of code length and eob code of the code word data entering a data control unit 301, and also sign bit of the code word, 303 is a 4-bit adder for cumulatively adding the code length of the input code word data, together with a register 306, 305 is a carry register for latching the carry output of the adder 303, 306 is a register for latching the addition result of the adder 303, 307 is a selector for selecting the 16-bit data from the output data of the code word data 309, register 130 entered by the output value of the carry register 305, register 306, 308 is a register for selecting a part of the code word data by the output value of the selector 307, and 309, 310 are registers for latching the outputs of the selectors 307, 308, respectively. Fig. 22 is a status diagram showing the shuffling mode of the code word data at every time, Fig. 23 is a structural diagram showing the constitution of the VRAM in this embodiment, and Fig. 24 is a block diagram of the VRAM control unit of the recording apparatus in the embodiment, in which 312 is a head value setting part for setting the head value of address, 313 is an up-counter for counting up the address from the value set in the head value setting part 312, and 314 is an address controller for controlling their actions. An address control unit 311 is composed of the head value setting part 312, up-counter 313, and address controller 314. Fig. 25 is a relation diagram showing the input code word data and the position written in the VRAM. Referring to these drawings, the operation of this embodiment of the invention is described below.

Suppose the data of a certain DCT block is sent out from the variable length coding device 104 in Fig. 11 sequentially from the DC component. The data of this DCT block is composed of the DC components and six code words as shown in Fig. 22, a, b, c, d, e, f, that is:

- a is a 6-bit signed code word (code length 5, sign flag 1),
- b is a 10-bit unsigned code word (code length 10, sign flag 0),
- c is an 8-bit unsigned code word (code length 7, sign flag 1),
- d is a 12-bit signed code word (code length 11, sign flag 1),
- e is a 4-bit unsigned code word (code length 4, sign flag 0), and
- f is a 14-bit signed code word (code length 13, sign flag 1), and eob is a 6-bit unsigned code word.

After the DC component is put out and written into the DRAM 114, when the first 6-bit code word data a is entered at time to from the variable length coding device 104 as shown in Fig. 22, the code length table 302 sends out the code length 5 to one addition terminal of the adder 303, and the sign flag 1 to the carry-in (Cin) terminal of the adder 303. The output of the register 306 is added to the other addition terminal of the adder 303, and at time to when the first code word of the DCT block is entered, the initial value 15 is set. Therefore, in the adder 303, at time to, the addition of 5 + 15 + 1 = 21 is
performed, and the result is sent to the carry register 305 and register 306. That is, the output value of the carry register 305 at time 11 is 1, and the output value of the register 306 is 5.

The selectors 307, 308 operate, when numbered from the register 309 to each bit position as shown in Fig. 22 by assembling the register 309 and register 310 into one, so that the code word data may be latched in the registers 309, 310 (the lab of the code word data enters at the position of output value + 1 of the register 306) from the position of output value + 1 of the register 306 toward the higher bit (MSB side), and that the output of the same bit position of the register 309 may be fed back to the lower bit position of the register 309 (the LSB side from the value indicated by the output of the register 306), when the output of the carry register 305 is 0, or that the output of the same bit position of the register 310 may be latched when the output of the carry register 305 is 1.

Therefore, when the code word data a, b, c, ... are supplied into the data control unit 301, as shown in Fig. 22, at time 10, since the value of the register 306 is 10, and the value of the carry register 305 is 0, the code word data a is entered from the position of bit 16 of the register 310 to the higher position, and is latched in the register 310 at time 11.

At time 11, since the value of the register 306 is 5 and the value of the carry register 305 is 1, at the lower side of the position of bit 5 of the register 309 the data of the lower side from the position of bit 5 of the register 310, that is, the code word data is entered, and the code word data b is entered at the upper side from the position of bit 6 of the register 309, and latched in the register 309 at time 12.

At time 12, from the result of addition (10 + 5 = 15) in the adder 303 at time 11, since the value of the register 306 is 10 and the value of the carry register 305 is 0, the feedback value of the register 309 is entered at the lower side from the position of bit 15 of the register 309, and the code word data c is entered at the upper side from the position of bit 16 of the register 310, and latched in the registered 309, 310 at time 13.

In the data control unit 301, this operation is repeated according to the same rule every time the code word data is entered, and the code word data is filled up in every 16 bits by using the registers 309, 310 as shown in Fig. 22, and when the output of the carry register 305 becomes 1, as understood from Fig. 22, the register 309 indicates that all 16 bits are filled up with the code word data, and this signal is used to control the updating of the addresses of the VRAM 316, 317 as mentioned later. At time 11, although the register 309 is not filled up completely with code word data, the output of the carry register 305 becomes 1, which shows that the processing has been transferred to the new DCT block, and it may be also used as the signal for updating the addresses. (Hereinafter the output of the register 309 is called the code data.)

Thus, in this embodiment, by filling the code word data in 16-bit units and writing into the VRAM, as compared with the conventional case of writing data of one code word in every address, it is not necessary to assign the code word data of, for example, 3 bits with an area of 16 bits, and therefore the minimum required quantity of the VRAM is considered in the bit unit, not in the unit of number of code words, so that the capacity of the VRAM may be reduced greatly, which brings about an outstanding effect.

The constitution of the VRAM of the apparatus in this embodiment is explained. As shown in Fig. 23, a fixed region for writing code data of only a specific DCT block is provided in each DCT block, and the DCT block corresponding to Y signal is assigned, with 5 words, and the DCT block corresponding to color difference signals CR, CB, with 2 words. By thus disposing fixed area for each DCT block, the head address of the DCT block may be easily known without pointer RAM when moving the code data to the FRAM 120, 121 in Fig. 11, and also the VRAM may be reduced while maintaining the data (LAC) in the low range portion of each DCT block. This is because the code data of the DCT block of the same number as the individual fixed block number is given priority in writing of code data into the sync block, but as for the code data not written therein the data of the DCT block of smaller number is written in the HAC part by priority in both first half 15 DCT blocks and second half DCT blocks, and when overflowing the data quantity permitted (recorded) in three sync blocks (in this embodiment, 2700 bits excepting DC component), the subsequent code data is discarded. Therefore, as in this embodiment, after keeping the data (LAC) quantity to be written into the fixed blocks of the DCT blocks, by setting the capacity of the overflow (OVF) part mentioned below in considering in how many bits at maximum the code data not written in the fixed region may exceed the allowable data quantity, the capacity of the VRAM may be reduced notably as compared with the prior art. Incidentally, the quantity of the code data (including the DC component) to be written into the fixed blocks is set in this embodiment at 5 words (80 bits) and 2 words (32 bits) for the fixed part considering from the above reason, seeing that the DCT block corresponding to Y signal is 70 bits and that CR, CB signals are 30 bits. Here, the maximum code length of code word is 16 bits, and in order to process, such as detection of code length, in one specific time (clock) so as to raise the processing speed, the data processing unit is set at 16 bits. Hence, 1 word of VRAM is 16 bits.

The code data exceeding the fixed part is written into the OVF part provided as shown in Fig. 23, sequentially from the smaller DCT block numbers, together with the code data of each DCT block. The OVF part is composed of a portion for writing code data of the first half 15 DCT blocks, and the portion for writing the data of the second half 15 DCT blocks. That is, each head address is determined. The OVF part is thus divided into
the first half 15 DCT blocks and second half 15 DCT blocks in order to easily know the head address when writing the data of the first half 15 DCT/second half 15 DCT by priority into syncblock1, as mentioned above. The number of words required in the OVF part is explained below. Owing to the three conditions,

(1) Only the data of one DCT blocks is written in the fixed part of the VRAM.
(2) The capacity of the fixed part of each DCT block of VRAM is smaller in the capacity of color difference signals CR, CB, as compared with Y signal, and
(3) The code data quantity excluding the already recorded DC component is 2700 bits.

It is known that the pattern of the code data in the unit of one video segment using the OVF part most widely is that the data quantity of the three DCT blocks of color difference signals is very abundant, while the code data of the other 27 DCT blocks contains only the eob, and at this time the OVF part requires

\[ 2700 \times 6 \times 3 \times 3 + 15 \times 2 = 2472 \text{ bits} \]

\[ \text{eob: code length is 6 bits} \]

\[ 2472 \div 16 = 154.5 \]

which means 155 words are needed. In this formula 15 \times 2 refers to an allowance in order to avoid coexistence of code data of different DCT blocks in the same address in the OVF part (because, in a worst case, only the final code data may occupy 1 word by 1 bit alone, and also considering the case of using three DCT blocks). Two cases are considered for the color difference signals, that is, all three are present in the first half 15 DCT blocks, or in the second half 15 DCT blocks, and hence in this embodiment the OVF part is prepared by 155 words each for the first half and second half as shown in Fig. 23, and the capacity of one VRAM is, including the fixed part, 430 words (6880 bits).

Thus, according to the VRAM constitution of the embodiment, it is about 1/4.5 of 30720 bits of the foregoing embodiment, and the capacity is reduced considerably.

In thus composed VRAM, the writing method is explained below. The code data filled up in 16-bit unit in the data control unit 301 in Fig. 21 is sent out into the VRAM 316, 319 through the switch 107 as shown in Fig. 24, and at the same time the eob detection signal and carry signal are sent to the address control unit 311. In this embodiment, too, writing and reading in and out of the VRAM 316, 319 are of ping-pong structure, and it is supposed in the following explanation that the switches 107, 317, 318 are selected at the black-spot contacts. The address control unit 311 knows the end of processing of code data of one DCT block by the eob detection signal coming out of the data control unit 301, and the head value setting part 312 sets the up-counter 313 initially by receiving the command from the address controller 314 so that the address of the VRAM 316 may be the head address of the DCT block to be processed next when the carry signal of the next input is 1, and the address is given to the VRAM 316 through the switch 317. Afterwards, as mentioned here above, when the code data is filled up with 16 bits in the register 309 of the data control unit 301, the carry signal becomes 1, and therefore the output of the register 309 is written into the VRAM 316 every time the carry signal becomes 1, and the address controller 314 actuates the up-counter 313 to update the address by 1 to be ready for next writing. Therefore, for example, the code word data string of DCT block 1 as shown in Fig. 25 (a) is written in from address 5 of the VRAM as shown in (b). If further code data is present and unable to write in the fixed part, the address control unit 311 controls to write the subsequent code data into the OVF part by skipping the address of the VRAM 316 to the OVF part. At this time, the VRAM 319 is in the read mode, and by the control of the address control part 320 the address is given through the switch 318, and same as in the prior art, the data is reorganized and written into the FRAM according to the specific rule by the data control unit 118.

Thus, according to this embodiment, by the constitution in which the code word data is arranged in 16-bit unit (filled up) and the VRAM is divided into the fixed part and the OVF part, the capacity of the VRAM may be reduced remarkably, and moreover the pointer RAM for storing the head address of each DCT block is not necessary at all. In this respect, too, the circuit scale may be reduced.

Fig. 26 is a structural diagram showing another embodiment of the constitution of the VRAM in the apparatus. In the foregoing embodiments, in order to easily known the head address when reading out and because it is not known whether the first half or second half is greater in the data quantity, the OVF part is prepared in the first half 15 DCT blocks and the second half 15 DCT blocks, but actually the total quantity of recordable data is fixed, and the number of words in the OVF part necessary for that data quantity was, as explained earlier, 155 words. Therefore, as far as the head address of first half/second half may be known easily, and the quantity of data to be written in syncblock1 is maintained without destroying the code data of the second half 15 DCT blocks written later, it is not necessary to divide the OVF part of the VRAM into first half and second half, and only one of 155 words is enough.

Meanwhile, of the code data of the second half 15 DCT blocks are written in the whole syncblock1, the number of words corresponding to the code data of the second half 15 DCT blocks necessary in the OVF part
is considered in the same concept as calculated above, and in the pattern in which much data is concentrated in the DCT block of one color difference signal while the other 14 DCT blocks have only eob code, and at this time, the OVF part requires

\[ 850 \cdot 6 \times 14 \cdot 32 = 734 \text{ bits} \]

eob: code length is 6 bits
syncblock1: AC data of 850 bits can be written in that is,

\[ 734 \div 16 = 45.875 \]

which means 46 words are needed. Therefore, at least 46 words must be maintained in the priority region for writing the code data of the second half 15 DCT blocks in the OVF part.

The constitution of the VRAM shown in Fig. 26 is same as in the first embodiment (address space) in the fixed part, but what is different from Fig. 23 is that the OVF part of the first half 15 DCT blocks and the OVF part (155 words) of the second half 15 DCT blocks are shared, and that the sequence of data write/read addresses of the first half 15 DCT blocks and the sequence of data write/read address of the second half 15 DCT blocks are reverse in the OVF part. To write code data into thus composed VRAM, first, the code data of the first half 15 DCT blocks are written in the fixed part, and the extra code data not written in the fixed part is sequentially written in the OVF part from the address 120 in the direction of arrow A (the address increasing direction). Then, the code data not written in the fixed part of the second half 15 DCT blocks is written in the OVF part from the address 274 in the arrow B direction (the address decreasing direction), and up to address 229 writing continues by overwriting if code data of the first half 15 DCT blocks have been already written in. Thereafter, if the code data is still remaining, the code data is written in up to the address free from the code data of the first half 15 DCT blocks. The range from address 274 to address 229 is the priority region of the code data of the second half 15 DCT blocks mentioned above.

The method of writing into this VRAM is explained below. Fig. 27 is a block diagram of VRAM control unit of the recording apparatus using the VRAM of this embodiment, in which numeral 322 denotes a head value setting part for setting the head value of the address, 323 is an up-counter for counting up the address from the value set in the head value setting part 322. 324 is a down-counter for counting down the address from the value set by the head value setting part 322. 325 is an address controller for controlling their actions, and 326 is a switch for changing over the outputs of the up-counter 323 and down-counter 324 by the control of the address controller 325. An address control unit is composed of the head value setting part 322, up-counter 323, down-counter 324, address controller 325, and switch 326. Numerals 327, 328 are VRAMs of this embodiment.

The code data filled up in 16-bit unit in the data control unit 301 is sent out into the VRAM 327, 328 through the switch 107 as shown in Fig. 27, and at the same time the eob detection signal and carry signal are sent out to the address control unit 321. In this embodiment, too, same as in the prior art, writing or reading into or out of VRAM 327, 328 is in the ping-pong structure, and it is supposed in the following explanation that the switches 107, 317, 318 are selected at the black-spot contacts. The address control unit 321 knows the end of processing of code data of one DCT block by the eob detection signal coming out of the data control unit 301, and the head value setting part 322 sets the up-counter 323 initially by receiving the instruction from the address controller 325 so that the address of the VRAM 327 may be the head address of the DCT block to be processed next when the carry signal of the next input is 1, and the address is given to the VRAM 327 through the switches 326, 327. The head value setting part 322 next the next address of the OVF (overflow) part while processing the data of the second half 15 DCT blocks. Afterwards, as mentioned above, when the code data is filled up with 16 bits in the register 309 of the data control unit 301, the carry signal becomes 1, and thereby by writing the output of the register 309 into the VRAM 327 every time the carry signal becomes 1, while writing the code data of the fixed part of first half 15 DCT blocks into the OVF part, the address controller 325 actuates the up-counter 323 to update the address by 1, thereby getting ready for next writing. When writing the code data of the second half 15 DCT blocks into the OVF, the address controller 325 changes over the switch 326 to the \( j \) side, and the output of the down-counter 324 is given as the address of the VRAM 327. By repeating this action, the code data is written into the fixed part and OVF part of VRAM 327, 328.

By thus using the VRAM constitution of the embodiment in this apparatus, the required capacity is only 275 words (4400 bits), and as compared with the VRAM constitution in the foregoing embodiment, it can be further reduced by 155 words (2460 bits), and in this constitution, too, the pointer RAM for storing the head address of each DCT block is not necessary, and the circuit scale is reduced also in this respect, and its effect is outstanding.

Fig. 26 is a structural diagram showing another embodiment of the constitution of the VRAM in this apparatus. In the diagram, what is different from the preceding second embodiment is that the data write/read address sequence is reverse to that of the first half 15 DC blocks, in the fixed part, as well as in the OVF part, of the second half 15 DCT blocks. That is, as shown in Fig. 26, in the fixed part of the second half 15 DCT blocks, address 274 is the beginning of the fixed part of DCT
15, and address 215 is the final address of the fixed part of DCT 29. Therefore, write/read of data in the first half 15 DCT blocks is in the arrow C direction (address increasing direction), and write/read of data in the second half 15 DCT blocks is in the arrow D direction (address decreasing direction), and the CVF part is assigned with 155 words of addresses 60 to 214. In this embodiment, the capacity of RAM is same as in the VRAM constitution in the second embodiment, but when controlling the address, the data processing of the first half 15 DCT blocks is done by up-counting only, and the data processing of the second half 15 DCT blocks is one by down-counting only, so that the constitution of the address control part is simpler than in the second embodiment.

Explained below is the method of cutting out the code data filled in 16-bit unit and stored in the VRAM in the code word data unit in reproduction. Fig. 29 is a block diagram of the data control unit for cutting out in the code word data unit from the VRAM. Fig. 30 is a status diagram showing the mode of shuffling the code data at every time in the data control unit.

In Fig. 29, numeral 320 is a switch for selecting contact 1 when the carry signal of the adder 334 (hereinafter merely called the carry signal) is 0, and contact k when 1, and 330 is a _a_ register for fetching the code data from the VRAM, in which the address of VRAM is updated at the next time when the carry signal is 1, same as in the action of address control in recording mentioned above. Numerals 331 is a register for fetching the output of the register 330 when the carry signal is 1, or the feedback output of itself when the carry signal is 0, at the next time, by the changeover of the switch 329, and 332 is a selector for selecting the upper 16 bits from the bit position of adding +1 to the output value of the register 335 when the bit positions are numbered as shown in Fig. 30, from the LSB of the register 330 to the MSB of the register 330, by assembling a total of 32 bits of the registers 330, 331 into one output. Numeral 333 is a code length table for putting out the code length and sign flag showing the presence or absence of sign bit from the code word data cut out by the selector 332 and filled up from the LSB side, and, if finding the eob code, setting the eob detection signal to 1. This eob detection signal is a flag, same as used in recording, telling that the processing of a new DCT block is started from the next time. Numeral 334 is a 4-bit adder for cumulatively adding, together with the register 335, from the code length of the code word data cut out by the selector 332 and the sign flag fed in Cin, and 335 is a register for fetching the result of addition of the adder 335 in the next time, and putting out the initial value 15 at the beginning of each DCT block. A case of cutting out the code word data a, b, c, e, f, eob filled up in the VRAM as shown in Fig. 25 (b) is illustrated below.

When the content of address 5 of the VRAM at the beginning of the DCT block is latched in the register 330 at time _t_ 0 initially as shown in Fig. 29, since the output of the register 335 is the initial value of 15, the selector 332 selects the bit of the upper side from the bit position 16 of the register 330, and sends it to the variable length code decoding device 143 and code length table 333 in Fig. 20. The action of this selector 332 selecting the bit of the upper side from the bit position of the registers 330, 331 adding +1 to the value shown by the register 335 is the action of cutting out the code word. As shown in Fig. 30, at time _t_ 0, the code word a is cut out. At this time, as shown in Fig. 30, the LSB of the output of the selector 332 and the LSB of the code word coincide always with each other. In the variable length code decoding device 143, this code word a is decoded into the zero run value and amplitude value. The code length table 333 sends out the code length 5 of the code word a filled up from the LSB side of the output of the selector 332 and the sign flag 1 to the adder 334. The adder 334 adds this value and the output value of the register 335, and operates 5 + 15 + 1 = 21, and produces the carry signal and 4-bit addition result. The addition result 5 is latched in the register 335 at the next time _t_ 1. At time _t_ 1, since the carry signal was 1 at time _t_ 0, the content of next address 6 of the VRAM is latched in the register 330, and the output of the register 330 is latched in the register 331. At this time, the output of the register 335 indicates 5, and therefore the selector 332 selects the upper 16 bits from the bit position 6 of the registers 330, 331, so that the code word b is cut out as shown in Fig. 30. The code length table 333 produces the code length 10 of the code word b, and the adder 334 calculates 10 + 5 = 15. Since this addition result is not carried over, the carry signal is 0. This calculation result 15 is latched in the register 335 at the next time _t_ 2.

At time _t_ 2, since the carry signal was 0 at time _t_ 1, the address of the VRAM is not updated, and the content of the address 6 is latched again in the register 330, and the switch 329 is selected at the contact 1, so that the own feedback value is latched in the register 331. At this time, the output value of the register 335 indicates 5, and the selector 332 selects the upper 16 bits from the bit position 16 of the registers 330, 331, so that the code word c is cut out as shown in Fig. 30. The code length table 333 sends out the code length 7 of the code word c and sign flag 1, and the adder 334 operates 15 + 17 + 1 = 23. At this time, a carry-over occurs in the addition result, and the carry signal becomes 1. This addition result 23 is latched in the register 335 at the next time _t_ 3. Thus, in this procedure, this data control unit repeats operation, and cuts out sequentially the code words, a, b, c, d, e, f, eob as showing Fig. 30 until time _t_ 6, and sends into the variable length code decoding device 143. By employing this embodiment, in this manner, the code word data may be easily cut out from the code data filled up in 16-bit unit as shown in Fig. 25 (b) in recording. Here, the adder 334 and code length table 333 may be also shared with the code length table 302 and adder 303 of the recording apparatus.

As explaining herein, by filling the code word in 16-bit units, dividing the VRAM into the fixed part and
OVF part, inverting writing/reading in and out of the OVF part in the updating address direction between the first half 15 DCT blocks and second half 15 DCT blocks, and cutting out the code word from the code data filled up in 16-bit units, the capacity of VRAM may be notably reduced as compared with the prior art, which may contribute to outstanding reduction of circuit scale and saving of cost.

In the foregoing embodiments, meanwhile, the maximum code length is supposed to be 16 bits, and hence one word of VRAM and processing unit are supposed to be 16 bits, but if the maximum code length is not 16 bits, the invention may be applied, needless to say, only by varying the word length of VRAM and processing unit bit length accordingly.

Claims

1. An information recording apparatus comprising:

   orthogonal transformation means (1) for dividing a video signal composed of a series of pixel data into a plurality of blocks of pixel data and for transforming the pixel data in each of the plurality of blocks by orthogonal transformation to obtain a plurality of blocks of orthogonal transform components;

   quantizing means (2) for quantizing the orthogonal transform components in each of the plurality of blocks to obtain a plurality of blocks of quantized data;

   variable length coding means (3) for coding the quantized data in each of the plurality of blocks by variable length coding to obtain a plurality of blocks of variable length codes, each of the variable length codes having a number of bits which is at most a predetermined maximum number of bits;

   formatting means (4,5,6) for formatting a predetermined number of blocks of variable length codes into a recording block of coded data according to a predetermined format; and

   recording means (7,8,9,10) for recording the plurality of recording blocks on a recording medium,

   characterized in that said formatting means comprises:

   first and second registers (46,51,79,84) each having a storage capacity larger than the predetermined maximum number of bits;

   a random access memory (47,53,80,86) accessible on a word by word basis, where each word has a number of bits equal to said predetermined maximum number of bits, said random access memory being divided into first and second storage areas, said first storage area being divided into a plurality of block storage areas each being prepared to correspond to one of the plurality of blocks of variable length codes and having a storage capacity capable of storing a predetermined fixed number of words; and

   a control means (55,89) for controlling said first and second registers and said random access memory, wherein said control means first controls said first register and said random access memory to:

   1) store in the first register coded data of variable length codes outputted from the variable length coding means;

   2) transfer the coded data stored in said first register on a word by word basis to the random access memory;

   3) store the words containing the coded data in a block of variable length codes transferred from the first register, when the data quantity of the block of variable length codes is smaller than the storage capacity of the block storage area, into a corresponding block storage area in the first storage area until all coded data in the block of variable length codes are stored in the corresponding block storage area, leaving an unoccupied area in the corresponding block storage area; and

   4) store the words containing the coded data in a block of variable length codes transferred from said first register, when the data quantity of the block of variable length codes is larger than the storage capacity of the block storage area, into a corresponding block storage area in the first storage area until the corresponding block storage area is fully occupied and then into the second storage area until all of the remaining coded data which cannot be stored in the corresponding block storage area are stored in the second storage area and

   wherein said control means thereafter controls said second register and said random access memory to:

   1) connect coded data in a word containing at least a part of the unoccupied area from a block storage area containing the unoccupied area in the first storage area of the random access memory and the coded data stored in the second storage area of the random access memory without leaving a gap therebetween to form a new word which is fully occupied with coded data.
and
2) transfer the new word connected in the
second register into the unoccupied area
in the block storage area to thereby fill all
unoccupied areas in the first storage area
with coded data, the coded data finally
stored in the first storage area of the ran-
don access memory being the recording
block of coded data and sequentially trans-
mittted to the recording means.

2. An apparatus according to claim 1, further com-
prising a group forming means for dividing the plurality
of blocks of pixel data into a first group and a second
group, wherein said memory control means controls
said first register and said random access memory
for transferring, when the number of all bits of the
block of variable length codes is larger than the stor-
age capacity of the block storage area, the bits
stored in the first register which cannot be stored in
the block storage area to the second storage area
of the random access memory such that bits of the
variable length codes in blocks belonging to said
first group are stored from a top address toward an
ddress of the second storage area and bits of
the variable length codes in blocks belonging to said
second group are stored from the end address to-
ward the top address of the second storage area.

3. An apparatus according to claim 1, wherein said for-
matting means includes:

- code length detecting means (302) for detect-
ing code lengths of the variable length codes
successively outputted from the variable length
coding means;
- addition means (303) for cumulatively adding
the code lengths detected by the code length
detecting means; and
- selector means (307, 308) for selecting a word
of code data from a variable length code cur-
rently outputted from the variable length coding
means and a variable length code previously
outputted from the variable length coding
means according to an output of the addition
means.

4. An apparatus according to claim 1, wherein said for-
matting means includes:

- code length detecting means (43) for detecting
a code length of a variable length code output-
ted from the variable length coding means;
- shifting means (44) for shifting the variable
length code outputted from the variable length
coding means on the basis of the code length
detected by the code length detecting means;
- selecting means (45) for selecting an output of
the shifting means and an output of the first reg-
ister so that the variable length code shifted by
the shifting means are connected to one or
more variable length codes having already
stored in the first register without leaving a gap
therebetween, and for storing the connected
continuous series of variable length codes into
the first register; and
- memory control means (55) for controlling the
first register and the random access memory to
transfer the variable length codes stored in the
register into the random access memory when
the number of bits of the series of variable
length codes stored in the first register exceeds
a specific quantity.

5. An apparatus according to claim 1, wherein said for-
matting means includes:

- switch means (48) for selecting an output word
from the first storage area of the random access
memory and an output word from the second
storage area of the random access memory;
- shifting means (49) for shifting coded data in
the word selected by the switch means;
- selecting means (50) for selecting an output of
the shifting means and an output of the second
register so that the coded data shifted by the
shifting means are connected to coded data
having already been stored in the register with-
out leaving a gap therebetween, and for storing
the connected series of coded data in the sec-
ond register;
- code length detecting means (52) for detecting
a code length by using a code data from a head
bit of a current variable length code among the
coded data stored in the second register; and
- memory control means (55) for adding the code
length detected by the code length detecting
means to the head bit of the current variable
length code to determine a head bit of the next
variable length code, and for writing the coded
data stored in the second register into the first
storage area of the random access memory
when the determined head bit is greater than a
specified number of bits.

6. An information reproducing apparatus for reproduc-
ing a video signal which is recorded on a recording
medium as variable length coded data in a form of
a plurality of recording blocks of coded data, said
apparatus comprising:

- a reproducing means (10, 19, 20, 21) for repro-
ducing from the recording medium the plurality
of recording block of coded data;
- a deformatting means (22, 23, 24) for deformat-
ting the plurality of recording blocks of coded
data into a plurality of blocks of variable length codes;
a decoding means (25) for decoding the variable length codes in each of the plurality of blocks of variable length codes to obtain a plurality of blocks of quantized data;
an inverse quantizing means (26) for inverse quantizing the quantized data in each of the plurality of blocks of quantized data to obtain a plurality of blocks of orthogonal transform components; and
an inverse orthogonal transforming means (27) for inverse orthogonal transforming the orthogonal transform components in each of the plurality of blocks of orthogonal transform components to obtain a plurality of blocks of pixel data as a reproduced video signal,
characterized in that said deformatting means comprises:
first and second registers (61, 65, 79, 84) each having a storage capacity larger than the predetermined maximum number of bits;
a random access memory (57, 63, 80, 86) accessible on a word by word basis, where each word has a number of bits equal to said predetermined maximum number of bits, said random access memory being divided into first and second storage areas, said first storage area being divided into a plurality of block storage areas each being prepared to correspond to one of the plurality of blocks of variable length codes and having a storage capacity capable of storing a predetermined fixed number of words; and
a control means (70, 89) for controlling said first and second registers and said random access memory, wherein said control means first controls said second register and said random access memory to:
1) store the coded data reproduced by the reproducing means on a word by word basis into the first storage area of the random access memory, and
2) transfer coded data in each of the block storage areas in the first storage area which are not belonging to a block of variable length codes corresponding to the block storage area into the second storage area through the second register, and
wherein said control means thereafter controls said first register and said random access memory to:
1) form a block of variable length codes

by reading out the coded data stored in a corresponding block storage area on a word by word basis and storing the read-out coded data in the first register when the number of bits of the variable length codes in the block is smaller than the storage capacity of the block storage area; and
2) form a block of variable length codes by reading out the coded data stored in a corresponding block storage area on a word by word basis, storing the read-out coded data in the first register, reading out the coded data belonging to the block and stored in the second storage area, and storing the read-out coded data in the first register to be connected to the coded data having been transferred from the first storage area without leaving a gap therebetween when the number of bits of the variable length codes in the block is larger than the storage capacity of the block storage area.

7. An apparatus according to claim 6, wherein the deformatting means includes:

a register A (330) included in the second register for temporarily storing coded data in a unit of a specific length;
a register B (331) included in the second register selectively operable to either temporarily store the contents of the register A or hold the contents having previously been stored in the register B;
selecting means (332) for selecting a variable length code from the coded data on the basis of outputs of the register A and register B;
code length detecting means (333) for detecting code lengths of variable length codes successively selected by the selecting means; and
addition means (334) for cumulatively adding the code lengths outputted from the code length detecting means, and for controlling a select position of the selecting means and the selection action of the register B according to the addition result.

8. An apparatus according to claim 6, wherein the deformatting means includes:

switch means (58) for selecting either an output word from the first storage area of the random access memory and an output word from the second storage area of the random access memory;
shift means (59) for shifting coded data in the word selected by the switch means;
selecting means (60) for selecting an output of
the shift means and an output of the second register so that the coded data shifted by the shift means are connected to coded data having already been stored in the second register without leaving a gap therebetween, and for storing the connected continuous series of coded data in the second register.

code length detecting means (62) for detecting a code length by using the coded data from a head bit of the current variable length code among the coded data stored in the second register, and

memory control means (70) for adding the code length detected by the code length detecting means to the head bit of the current variable length code to determine a head bit of the next variable length code, and for writing the coded data stored in the second register into the second storage area of the random access memory when the determined head bit is greater than a specified number of bits.

9. An apparatus according to claim 6, wherein the deformatting means includes:

selecting means (64) for selecting an output word from the second storage area of the random access memory and an output of the first register so that the coded data in the output word from the second storage area are connected to coded data having already been stored in the first register without leaving a gap therebetween, and for storing the connected continuous series of coded data in the first register,

code length detecting means (68) for detecting a code length by using the coded data from a head bit of the current variable length code, and

memory control means (70) for adding the code length detected by the code length detecting means to the head bit of the current variable length code to determine a head bit of the next variable length code, and for entering new coded data from the second storage area of the random access memory into the first register by using the selecting means when the determined head bit is greater than a specified number of bits.

Patentansprüche

1. Eine Informationsaufzeichnungsvorrichtung, die umfaßt:

eine Einrichtung (1) zur orthogonalen Transformation, um ein Videosignal, das aus einer Reihe Bildpunktdaten zusammengesetzt ist, in ei-

ne Mehrzahl von Blöcken von Bildpunktdaten zu unterteilen, und um die Bildpunktdaten in jedem der Mehrzahl von Blöcken durch eine orthogonale Transformation zu transformieren, um eine Mehrzahl von Blöcken von orthogonalen Transformationskomponenten zu erhalten;

eine Quantisierungsseinrichtung (2) zur Quantisierung der orthogonalen Transformationskomponenten in jedem der Mehrzahl von Blöcken, um eine Mehrzahl von Blöcken quantisierter Daten zu erhalten;

eine Codierungseinrichtung (3) veränderlicher Länge zur Codierung der quantisierten Daten in jedem der Mehrzahl von Blöcken durch Codierung mit veränderlicher Länge, um eine Mehrzahl von Blöcken mit Codierungen mit veränderlicher Länge zu erhalten, wobei jede Codierung und veränderlicher Länge eine Anzahl Bits aufweist, die höchstens eine vorbestimmte maximale Anzahl von Bits ist;

eine Formatierungseinrichtung (4, 5, 6) zur Formatierung einer vorbestimmten Anzahl von Blöcken mit Codierung veränderlicher Länge in einen Aufzeichnungsblokkodierter Daten gemäß einem vorbestimmten Format, und

eine Aufzeichnungseinrichtung (7, 8, 9, 10) zur Aufzeichnung der Mehrzahl von Aufzeichnungsblokkodenierter Daten auf einem Aufzeichnungsmedium, dadurch gekennzeichnet, daß die genannte Formatierungseinrichtung umfaßt:

ein erstes und zweites Register (46, 51; 79, 84), die jeweils eine Speicherkapazität haben, die größer als die vorbestimmte maximale Anzahl Bits ist;

einen Speicher mit wahlfreiem Zugriff (47, 53; 80, 86), auf den auf einer wortweisen Grundlage zugreifbar ist, wobei jedes Wort eine Anzahl Bits aufweist, die gleich der genannten vorbestimmten maximalen Anzahl Bits ist, der genannte Speicher mit wahlfreiem Zugriff in einen ersten und einen zweiten Speicherbereich unterteilt ist, der genannte erste Speicherbereich in einer Mehrzahl von Blöcken von Speicherbereichen unterteilt ist, der hergestellt sind, einem der Mehrzahl von Blöcken der Codierungen veränderlicher Länge zu entsprechen und eine Speicherkapazität aufweisen, die eine vorbestimmte feste Anzahl Wörter speichern kann, und

eine Steuerungseinrichtung (55; 89) zur Steuerung des genannten ersten und zweiten Regi-
stens und des genannten Speichers mit wahl-
freiem Zugriff, wobei die genannte Steuerungsein-
richtung zuerst das genannte erste Register
und den genannten Speicher mit wahlfreiem
Zugriff steuert, um:

1) in dem ersten Register codierte Daten
von Codierungen veränderlicher Länge zu
speichern, die von der Codierungseinrich-
tung mit veränderlicher Länge ausgege-
ben werden;

2) die codierten, in dem genannten ersten
Register gespeicherten Daten, auf einer
wortweisen Grundlage zu dem Speicher
mit wahlfreiem Zugriff zu übertragen;

3) die Wörter, die die codierten Daten in ei-
 nem Block von Codierungen veränderli-
 cher Länge enthalten, die von dem ersten
Register übertragen worden sind, wenn die
Datennenge des Blocks von Codierungen
veränderlicher Länge kleiner als die Spei-
cherkapazität des Blockspeicherbereiches
ist, in einem entsprechenden Blockspeicher-
bereich in dem ersten Speicherbe-
reich zu speichern, bis alle codierten Daten
in dem Block von Codierungen veränderli-
cher Länge in dem entsprechenden Block-
peicherbereich gespeichert sind, wobei in
dem entsprechenden Blockspeicherbe-
reich ein unbesetzter Bereich gelassen
wird; und

4) die Wörter, die die codierten Daten in ei-
 nem Block von Codierungen veränderli-
 cher Länge enthalten, die von dem ersten
Register übertragen worden sind, wenn die
Datennenge des Blocks von Codierungen
veränderlicher Länge größer als die Spei-
cherkapazität des Blockspeicherbereiches
ist in einem entsprechenden Blockspeicher-
bereich in dem ersten Speicherbe-
reich zu speichern, bis der entsprechende
Blockspeicherbereich vollständig besetzt
ist und dann in dem zweiten Speicherbe-
reich, bis alle verbleibenden, codierten Da-
ten, die nicht in dem entsprechenden
Blockspeicherbereich gespeichert werden
konnten, in dem zweiten Speicherbereich
gespeichert werden, und

wobei die genannte Steuerungseinrichtung da-
nach das genannte zweite Register und den
genannten Speicher mit wahlfreiem Zugriff
steuert, um:

1) codierte Daten in einem Wort, die wo-

nigstens einen Teil des unbesetzten Berei-
ches von einem Blockspeicherbereich ent-
halten, der den unbesetzten Bereich in
dem ersten Speicherbereich des Spei-
chers mit wahlfreiem Zugriff enthält, und
die codierten Daten, die in dem zweiten
Speicherbereich des Speichers mit wahl-
freiem Zugriff gespeichert sind, zu verbin-
den, ohne eine Lücke dazwischen zu las-
sen, um ein neues Wort zu bilden, das voll-
ständig von codierten Daten besetzt ist, und

2) das neue Wort, das in dem zweiten Re-
gister in einem unbesetzten Bereich in dem
Blockspeicherbereich verbunden ist, zu
übertragen, um dadurch alle unbesetzten
Bereiche in dem ersten Speicherbereich
mit codierten Daten zu füllen, wobei die co-
dierten Daten, die schließlich in dem ersten
Speicherbereich des Speichers mit wahl-
freiem Zugriff gespeichert werden, der der
Aufzeichnungsblocd coderter Daten ist
und sequentiell zu der Aufzeichnungsein-
richtung übertragen werden.

2. Eine Vorrichtung gemäß Anspruch 1, die des wei-
 teren eine Gruppenbildungseinrichtung umfaßt, um
die Mehrzahl von Blöcken von Bildpunktdaten in ei-
ne erste Gruppe und eine zweite Gruppe zu unter-
teilen, wobei die genannte Speichersteuerungsein-
richtung das genannte erste Register und den ge-
nannten Speicher mit wahlfreiem Zugriff steuert,
um, wenn die Anzahl aller Bits des Blocks von Co-
dierungen veränderlicher Länge größer als die
Speicherkapazität des Blockspeicherbereiches ist,
die Bits, die in dem ersten Register gespeichert sind
und nicht in dem Blockspeicherbereich gespeichert
wurden konnten, zu dem zweiten Speicherbereich
des Speichers mit wahlfreiem Zugriff zu übertragen,
so daß Bits von Codierungen veränderlicher Länge
in Blöcken, die zu der genannten ersten Gruppe ge-
hören, von einer obersten Adresse in Richtung zu
einer Endadresse des zweiten Speicherbereiches
gespeichert werden, und Bits von Codierungen ver-
änderlicher Länge in Blöcken, die zu der genannten
zweiten Gruppe gehören, von der Endadresse in
Richtung zu der obersten Adresse des zweiten
Speicherbereiches gespeichert werden.

3. Eine Vorrichtung gemäß Anspruch 1, wobei die ge-
nannte Formatierungseinrichtung einschließt:

  eine Codierungslängenbestimmungseinrich-
tung (302) zur Bestimmung von Codierungs-
längen der Codierungen veränderlicher Länge,
die nacheinander von der Codierungseinrich-
tung veränderlicher Länge ausgegeben wer-
eine Addiereinrichtung (303) zum kumulativen Addieren der Codierungsüberspringung, die durch die Codierungsüberspringung bestimmt worden sind; und

eine Auswahlrichtung (207, 308), um ein Wort von Codierungsdaten von einer Codierungsveränderung der Länge, die gegenwärtig von der Codierungsrichtung veränderlicher Länge ausgegeben werden, und einer Codierungsveränderung der Länge auszuwählen, die vorhergehend von der Codierungsrichtung veränderlicher Länge ausgegeben worden ist, gemäß einem Ausgang der Addiereinrichtung.

4. Eine Vorrichtung gemäß Anspruch 1, wobei die genannte Formatierungseinstellung einschließt:

eine Codierungsüberspringungseinstellung (43) zur Bestimmung einer Codierungsüberspringung einer Codierungsveränderung der Länge, die von der Codierungsrichtung veränderlicher Länge ausgegeben wird;

eine Verschiebungsrichtungseinstellung (44) zur Verschiebung der Codierungsveränderung der Länge, die von der Codierungsrichtung veränderlicher Länge ausgegeben worden ist, auf der Grundlage der Codierungsüberspringung, die durch die Codierungsüberspringungseinstellung bestimmt worden ist;

eine Auswahlrichtung (45) zur Auswahl eines Ausgangs der Verschiebungsrichtungseinstellung und eines Ausgangs des ersten Registers, so daß die Codierungsveränderung der Länge, die durch die Verschiebungsrichtungseinstellung verschoben worden ist, mit einer oder mehreren Codierungsveränderung der Länge verbunden wird, die bereits in dem ersten Register gespeichert worden sind, ohne eine Lücke dazwischen zu lassen, und um die verbundenen, durchgehende Reihe von Codierungsveränderung der Länge in dem ersten Register zu speichern; und

eine Speichersteuerungseinstellung (55) zur Steuerung des ersten Registers und des Speichers mit wahlfreiem Zugriff, um die Codierungen veränderlicher Länge, die in dem Register gespeichert sind, in dem Speicher mit wahlfreiem Zugriff zu übertragen, wenn die Anzahl der Bits der Reihe von Codierungen veränderlicher Länge, die in dem ersten Register gespeichert sind, eine bestimmte Größe überschreitet.

5. Eine Vorrichtung gemäß Anspruch 1, wobei die genannte Formatierungseinstellung einschließt:

eine Schaltreihenrichtung (48) zur Auswahl eines Ausgangsworts von dem ersten Speicherbereich des Speichers mit wahlfreiem Zugriff und eines Ausgangsworts von dem zweiten Speicherbereich des Speichers mit wahlfreiem Zugriff;

eine Verschiebungsrichtungseinstellung (49) zur Verschiebung codierter Daten indem durch die Schaltreihenrichtung ausgewählten Wort;

eine Auswahlrichtung (50) zur Auswahl eines Ausgangs der Verschiebungsrichtungseinstellung und eines Ausgangs des zweiten Registers, so daß die von der Verschiebungsrichtungseinstellung verschobenen, codierten Daten zu codierten Daten verbunden werden, die bereits in dem Register gespeichert worden sind, ohne eine Lücke dazwischen zu lassen, und um die verbundene Reihe codierter Daten in dem zweiten Register zu speichern;

eine Codierungsüberspringungseinstellung (52) zur Bestimmung einer Codierungsüberspringung, indem codierte Daten von einem Anfangsbit einer gegenwärtigen Codierungsveränderung der Länge aus den codierten Daten verbunden wurden, die in dem zweiten Register gespeichert werden, die in dem zweiten Register gespeichert sind; und

eine Speichersteuerungseinstellung (55) zur Addierung der Codierungsüberspringung, die durch die Codierungsüberspringungseinstellung bestimmt worden ist, zu dem Anfangsbit der gegenwärtigen Codierungsveränderung der Länge, um ein Anfangsbit der nächsten Codierungsveränderung der Länge zu bestimmen, und um die codierten Daten, die in dem zweiten Register gespeichert sind, in den ersten Speicherbereich des Speichers mit wahlfreiem Zugriff zu speichern, wenn das bestimmte Anfangsbit größer als eine bestimmte Anzahl von Bits ist.

6. Eine Informationswiedergabevorrichtung zur Wiedergabe eines Videosignals, das auf einem Aufzeichnungsmedium als codierte Daten veränderlicher Länge in einer Form einer Mehrzahl von Aufzeichnungsschichten codierter Daten aufgezeichnet worden ist, wobei die genannte Vorrichtung umfaßt:

eine Wiedergabeinrichtung (10, 19, 20, 21) zur Wiedergabe der Mehrzahl von Aufzeichnungsschichten, codierter Daten von dem Aufzeichnungsmedium;

eine Enformatierungseinstellung (22, 23, 24),
zur Entformatierung der Mehrzahl von Aufzeichnungsböcken quantisierter Daten in einer Mehrzahl von Blöcken von Codierungen veränderlicher Länge;

eine Dekodierungseinrichtung (25) zur Dekodierung der Codierungen veränderlicher Länge in jedem der Mehrzahl von Blöcken von Codierungen veränderlicher Länge, um eine Mehrzahl von Blöcken quantisierter Daten zu erhalten;

eine umgekehrte Quantisierungseinrichtung (26) zur umgekehrten Quantisierung der quantisierten Daten in jedem der Mehrzahl von Blöcken quantisierter Daten, um eine Mehrzahl von Blöcken orthogonalen Transformationskomponenten zu erhalten; und

eine Einrichtung (27) zur umgekehrten, orthogonalen Transformation, um die orthogonalen Transformationskomponenten in jedem der Mehrzahl von Blöcken von orthogonalen Transformationskomponenten umgekehrt orthogonal zu transformieren, um eine Mehrzahl von Blöcken von Bildpunkten als ein wiederzugebendes Videosignal zu erhalten;

dadurch gekennzeichnet, daß die Entformatierungseinrichtung umfaßt:

- ein erstes und zweites Register (61, 65; 79, 84), von denen jedes eine Speicherkapazität hat, die größer als die vorbestimmte maximale Anzahl von Bits ist;

- einen Speicher mit wahlfreiem Zugriff (57, 63; 80, 86), auf den in einer wortweisen Grundlage zugreifbar ist, wobei jedes Wort eine Anzahl Bits aufweist, die gleich der genannten vorbestimmten maximalen Anzahl von Bits ist, der genannte Speicher mit wahlfreiem Zugriff in einem ersten und einem zweiten Speicherbereich unterteilt ist, der genannte erste Speicherbereich in eine Mehrzahl von Blöcke von Speicherbereichen unterteilt ist, die hergestellt sind, einem der Mehrzahl von Blöcken von Codierungen veränderlicher Länge zu entsprechen, und eine Speicherkapazität aufweisen, die eine vorbestimmte feste Anzahl von Wörtern speichern kann; und

- eine Steuerungseinrichtung (70; 89) zur Steuerung des genannten ersten und zweiten Registern und des genannten Speichers mit wahlfremem Zugriff, wobei die genannte Steuerungseinrichtung zuerst das genannte zweite Register und den genannten Speicher mit wahlfreiem Zugriff steuert, um:

1) die codierten Daten, die von der Wiedergabe einrichtung auf einer wortweisen Grundlage wiedergegeben werden, in dem ersten Speicherbereich des Speichers mit wahlfremem Zugriff zu speichern; und

2) codierte Daten in jedem der Blockspeicherbereiche in dem ersten Speicherbereich, die nicht zu einem Block von Codierungen veränderlicher Länge gehören, der dem Blockspeicherbereich entspricht, in den zweiten Speicherbereich durch das zweite Register hindurch zu übertragen, und

wobei die genannte Steuerungseinrichtung dann nach dem genannte erste Register und dem genannten Speicher mit wahlfreiem Zugriff steuert, um:

1) einen Block von Codierungen veränderlicher Länge zu bilden, indem die codierten Daten, die in einem entsprechenden Blockspeicherbereich gespeichert sind, auf einer wortweisen Grundlage ausgelesen werden und indem die ausgelesenen codierten Daten in dem ersten Register gespeichert werden, wenn die Anzahl der Bits der Codierungen veränderlicher Länge in dem Block kleiner als die Speicherkapazität des Blockspeicherbereiches ist; und

2) einen Block von Codierungen veränderlicher Länge zu bilden, indem die codierten Daten, die in einem entsprechenden Blockspeicherbereich gespeichert worden sind, auf einer wortweisen Grundlage ausgelesen werden, die ausgelesenen, codierten Daten in dem ersten Register gespeichert werden, die codierten Daten ausgelesen werden, die zu dem Block gehören und in dem zweiten Speicherbereich gespeichert sind, und indem ausgelesenen, codierten Daten in dem ersten Register gespeichert werden, die mit codierten Daten, die von dem ersten Speicherbereich übertragen worden sind, verbunden werden sollen, ohne eine Lücke dazwischen zu lassen, wenn die Anzahl von Bits der Codierungen veränderlicher Länge in dem Block größer als die Speicherkapazität des Blockspeicherbereiches ist.

7. Eine Vorrichtung gemäß Anspruch 6, wobei die Entformatierungseinrichtung einschließt:
ein Register A (330), das in dem zweiten Register zur vorübergehenden Speicherung von codierten Daten in einer Einheit einer bestimmten Länge enthalten ist;

ein Register B (331), das in dem zweiten Register enthalten ist, und wahlweise betätigbar ist, entweder den Inhalt des Registers A vorübergehend zu speichern oder den Inhalt, der vorhergehend in dem Register B gespeichert worden ist, zu halten;

eine Auswahl einrichtung (332) zur Auswahl einer Codierung veränderlicher Länge aus den codierten Daten auf der Grundlage der Ausgänge des Registers A und des Registers B;

eine Codierlängenbestimmungseinrichtung (333) zur Bestimmung der Codierungslängen von Codierungen veränderlicher Länge, die aufeinanderfolgend durch die Auswahl einrichtung ausgewählt worden sind; und

eine Addiereinrichtung (334) zur kumulativen Addition von Codierungslängen, die von der Codierungslängenbestimmungseinrichtung ausgegeben werden, und zur Steuerung einer ausgewählten Position der Auswahl einrichtung und der Auswahlwirkung des Registers B gemäß dem Additionsergebnis.

Eine Vorrichtung gemäß Anspruch 6, wobei die Entformatierungseinrichtung einschließt:

eine Schalt einrichtung (58) zur Auswahl entweder eines Ausgangsworts von dem ersten Speicherbereich in dem Speicher mit wahlfreiem Zugriff und eines Ausgangsworts von dem zweiten Speicherbereich des Speichers mit wahlfreiem Zugriff;

eine Verschieb einrichtung (59) zur Verschiebung codierter Daten in dem durch die Schalt einrichtung ausgewählten Wort;

eine Auswahl einrichtung (60) zur Auswahl eines Ausgangs der Verschieb einrichtung und eines Ausgangs des zweiten Registers, so daß die von der Verschieb einrichtung verschobenen, codierten Daten zu codierten Daten verbunden werden, die bereits in dem Register gespeichert worden sind, ohne eine Lücke dazwischen zu lassen, und um die verbundenen, durchgehende Reihe codierter Daten in dem zweiten Register zu speichern;

eine Codierungslängenbestimmungseinrichtung (62) zur Bestimmung einer Codierungs- länge, indem codierte Daten von einem Anfangsbyte einer gegenwärtigen Codierung veränderlicher Länge aus den codierten Daten verwendet wird, die in dem zweiten Register gespeichert sind; und

eine Speichersteuerungseinrichtung (70) zur Addition der Codierungs länge, die durch die Codierungslängenbestimmungseinrichtung bestimmt worden ist, zu dem Anfangsbyte der gegenwärtigen Codierung veränderlicher Länge, um ein Anfangsbyte der nächsten Codierung veränderlicher Länge zu bestimmen, und um die codierten Daten, die in dem zweiten Register gespeichert sind, in den ersten Speicherbereich des Speichers mit wahlfreiem Zugriff zu schreiben, wenn das bestimmte Anfangsbyte größer als eine bestimmte Anzahl von Bits ist.

Eine Vorrichtung gemäß Anspruch 6, wobei die Entformatierungseinrichtung einschließt:

Eine Auswahl einrichtung (64) zur Auswahl eines Ausgangsworts aus dem zweiten Speicherbereich des Speichers mit wahlfreiem Zugriff und eines Ausgangs des ersten Registers, so daß die codierten Daten in dem Ausgangswort von dem zweiten Speicherbereich mit codierten Daten, die bereits in dem ersten Register gespeichert worden sind, verbunden werden, ohne eine Lücke dazwischen zu lassen, und zur Speicherung der verbundenen, durchgehenden Reihe codierter Daten in dem ersten Register;

eine Codierungslängenbestimmungseinrichtung (68) zur Bestimmung einer Codierungs länge, indem die codierten Daten von einem Anfangsbyte der gegenwärtigen Codierung veränderlicher Länge verwendet wird; und

eine Speichersteuerungseinrichtung (70) zur Addition der Codierungs länge, die von der Codierungslängenbestimmungseinrichtung bestimmt worden ist, zu dem Anfangsbyte der gegenwärtigen Codierung veränderlicher Länge, um ein Anfangsbyte der nächsten Codierung veränderlicher Länge zu bestimmen, und um neu codierte Daten von dem zweiten Speicherbereich des Speichers mit wahlfreiem Zugriff in das erste Register einzugeben, indem die Auswahl einrichtung verwendet wird, wenn das bestimmte Anfangsbyte zu einer bestimmten Anzahl von Bits ist.
Revendications

1. Un appareil d'enregistrement d'information comprenant :

- des moyens de transformation orthogonale (1) pour diviser un signal vidéo constitué par une série de données de pixels en un ensemble de blocs de données de pixels, et pour transformer les données de pixels dans chacun des blocs de l'ensemble de blocs, par une transformation orthogonale, pour obtenir un ensemble de blocs de composantes de transformée orthogonale;
- des moyens de quantification (2) pour quantifier les composantes de transformée orthogonale dans chacun des blocs de l'ensemble de blocs, pour obtenir un ensemble de blocs de données quantifiées;
- des moyens de codage à longueur variable (3) pour coder les données quantifiées dans chaque des blocs de l'ensemble de blocs, par un codage à longueur variable, pour obtenir un ensemble de blocs de codes de longueur variable, chacun des codes de longueur variable ayant un nombre de bits qui est au plus égal à un nombre de bits maximal prédéterminé;
- des moyens de formatage (4, 5, 6) pour assembler un nombre prédéterminé de blocs de codes de longueur variable en un bloc d'enregistrement de données codées, conformément à un format prédéterminé; et
- des moyens d'enregistrement (7, 8, 9, 10) pour enregistrer l'ensemble de blocs d'enregistrement sur un support d'enregistrement,

caractérisé en ce que les moyens de formatage comprennent :

- des premier et second registres (48, 51, 79, 84) ayant chacun une capacité de mémoire supérieure au nombre de bits maximal prédéterminé;
- une mémoire vive (47, 53, 80, 86) accessible mot par mot, dans laquelle chaque mot a un nombre de bits égal au nombre de bits maximal prédéterminé, cette mémoire vive étant divisée en une première et une seconde zone d'enregistrement, la première zone d'enregistrement étant divisée en un ensemble de zones d'enregistrement de bloc, chacune d'elles étant préparée de façon à correspondre à l'un des blocs de l'ensemble de blocs de codes de longueur variable, et ayant une capacité d'enregistrement capable d'enregistrer un nombre de mots fixé prédéterminé; et
- des moyens de commande (55, 89) pour commander les premier et second registres et la mémoire vive, ces moyens de commande commandant tout d'abord le premier registre et la mémoire vive pour :

1) enregistrer dans le premier registre des données codées de codes de longueur variable qui sont émises par les moyens de codage à longueur variable;
2) transférer vers la mémoire vive les données codées qui sont enregistrées dans le premier registre, en procédant mot par mot;
3) enregistrer dans une zone d'enregistrement de bloc correspondante dans la première zone d'enregistrement les mots contenant les données codées dans un bloc de codes de longueur variable qui sont transférés à partir du premier registre, lorsque la quantité de données du bloc de codes de longueur variable est inférieure à la capacité d'enregistrement de la zone d'enregistrement de bloc, jusqu'à ce que toutes les données codées dans le bloc de codes de longueur variable soient enregistrées dans la zone d'enregistrement de bloc correspondante, en laissant une zone inoccupée dans la zone d'enregistrement de bloc correspondante; et
4) enregistrer dans une zone d'enregistrement de bloc correspondante dans la première zone d'enregistrement les mots contenant les données codées dans un bloc de codes de longueur variable qui sont transférés à partir du premier registre, lorsque la quantité de données du bloc de codes de longueur variable est supérieure à la capacité d'enregistrement de la zone d'enregistrement de bloc, jusqu'à ce que la zone d'enregistrement de bloc correspondante soit complètement occupée, et enregistrer ensuite ces mots dans la seconde zone d'enregistrement jusqu'à ce que toutes les données codées restantes qui ne peuvent pas être enregistrées dans la zone d'enregistrement de bloc correspondante soient enregistrées dans la seconde zone d'enregistrement, et

dans lequel les moyens de commande commandent ensuite le second registre et la mémoire vive pour :

1) joindre les données codées dans un mot contenant au moins une partie de la zone inoccupée, venant d'une zone d'enregistrement de bloc qui contient la zone inoccupée dans la première zone d'enregistrement de la mémoire vive, et les données
2. Un appareil selon la revendication 1, comprenant en outre des moyens de formation de groupes pour diviser en un premier groupe et un second groupe l'ensemble de blocs de données de pixels, dans lequel les moyens de commande de mémoire commandent le premier registre et la mémoire vive pour transférer vers la seconde zone d'enregistrement de la mémoire vive, lorsque le nombre de tous les bits du bloc de codes de longueur variable est supérieur à la capacité d'enregistrement de la zone d'enregistrement de bloc, les bits enregistrés dans le premier registre qui ne peuvent pas être enregistrés dans la zone d'enregistrement de bloc, de façon que des bits des codes de longueur variable dans des blocs appartenant au premier groupe soient enregistrés à partir d'une adresse supérieure vers une adresse finale de la seconde zone d'enregistrement, et des bits des codes de longueur variable dans des blocs appartenant au second groupe soient enregistrés à partir de l'adresse finale vers l'adresse supérieure de la seconde zone d'enregistrement.

3. Un appareil selon la revendication 1, dans lequel les moyens de formatage comprennent :

   des moyens de détection de longueur de code (302) pour détecter des longueurs de code des codes de longueur variable qui sont émis successivement par les moyens de codage à longueur variable;
   des moyens d'addition (303) pour additionner de façon cumulative les longueurs de code qui sont détectées par les moyens de détection de longueur de code; et
   des moyens sélecteurs (307, 308) pour sélectionner un mot de données de code parmi un code de longueur variable qui est émis au moment présent par les moyens de codage à longueur variable, et un code de longueur variable qui a été émis précédemment par les moyens de codage de longueur variable, conformément à une valeur de sortie des moyens d'addition.

4. Un appareil selon la revendication 1, dans lequel les moyens de formatage comprennent :

   des moyens de détection de longueur de code (43) pour détecter une longueur de code d'un code de longueur variable qui est émis par les moyens de codage à longueur variable;
   des moyens de décalage (44) pour décaler le code de longueur variable qui est émis par les moyens de codage à longueur variable, sur la base de la longueur de code qui est détectée par les moyens de détection de longueur de code;
   des moyens de sélection (45) pour sélectionner une information de sortie des moyens de décalage et une information de sortie du premier registre de façon que le code de longueur variable qui est décalé par les moyens de décalage soit joint à un ou plusieurs codes de longueur variable qui ont déjà été enregistrés dans le premier registre, sans laisser un espace entre eux, et pour enregistrer dans le premier registre la série jointe et continue de codes de longueur variable, et des moyens de commande de mémoire (55) pour commander le premier registre et la mémoire vive de façon à transférer vers la mémoire vive les codes de longueur variable qui sont enregistrés dans le registre, lorsque le nombre de bits de la série de codes de longueur variable qui est enregistrée dans le premier registre dépasse une quantité spécifique.

5. Un appareil selon la revendication 1, dans lequel les moyens de formatage comprennent :

   des moyens de commutation (48) pour sélectionner un mot de sortie provenant de la première zone d'enregistrement de la mémoire vive et un mot de sortie provenant de la seconde zone d'enregistrement de la mémoire vive; des moyens de décalage (49) pour décaler des données codées dans le mot qui est sélectionné par les moyens de commutation; des moyens de sélection (50) pour sélectionner une information de sortie des moyens de décalage et une information de sortie du second registre, de façon que les données codées qui sont décalées par les moyens de décalage soient jointes à des données codées qui ont déjà été enregistrées dans le registre, sans laisser un espace entre elles, et pour enregistrer dans le second registre la série jointe de don-
nées codées; des moyens de détection de longueur de code (52) pour déterminer une longueur de code en utilisant des données de code provenant d'un bit de tête d'un code de longueur variable courant, parmi les données codées qui sont enregistrées dans le second registre, et des moyens de commande de mémoire (55) pour additionner la longueur de code qui est détectée par les moyens de détection de longueur de code au bit de tête du code de longueur variable courant, pour déterminer un bit de tête du code de longueur variable suivant, et pour écrire dans la première zone d'enregistrement de la mémoire vive les données codées qui sont enregistrées dans le second registre, lorsque le bit de tête déterminé correspond à une position supérieure à un nombre de bits spécifié.

6. Un appareil de reproduction d'information pour reproduire un signal vidéo qui est enregistré sur un support d'enregistrement et qui consiste en données codées de longueur variable, sous la forme d'un ensemble de blocs d'enregistrement de données codées, cet appareil comprenant :

- des moyens de reproduction (10, 19, 20, 21) pour reproduire à partir du support d'enregistrement l'ensemble de blocs d'enregistrement de données codées;
- des moyens de déformatage (22, 23, 24) pour déformer l'ensemble de blocs de données codées, de façon à fournir un ensemble de blocs de codes de longueur variable;
- des moyens de décodage (25) pour décoder les codes de longueur variable dans chacun des blocs de l'ensemble de blocs de codes de longueur variable, pour obtenir un ensemble de blocs de données quantifiées;
- des moyens de quantification inverse (26) pour effectuer une quantification inverse des données quantifiées, dans chacun des blocs de l'ensemble de blocs de données quantifiées, pour obtenir un ensemble de blocs de composantes de transformée orthogonale; et des moyens de transformation orthogonale inverse (27), pour effectuer une transformation orthogonale inverse des composantes de transformée orthogonale dans chacun des blocs de l'ensemble de blocs de composantes de transformée orthogonale, afin d'obtenir un ensemble de blocs de données de pixels, à titre de signal vidéo reproduit,

- caractérisé en ce que les moyens de déformatage comprennent:

- des premier et second registres (61, 65, 79, 84) ayant chacun une capacité de mémoire supérieure au nombre de bits maximal prédéterminé; une mémoire vive (57, 63, 80, 86) accessible mot par mot, dans laquelle chaque mot a un nombre de bits égal au nombre de bits maximal prédéterminé, cette mémoire vive étant divisée en une première et une seconde zones d'enregistrement, la première zone d'enregistrement étant divisée en un ensemble de zones d'enregistrement de bloc, chacune d'elles étant préparée de façon à correspondre à l'un des blocs de l'ensemble de blocs de codes de longueur variable et ayant une capacité d'enregistrement capable d'enregistrer un nombre de mots fixé prédéterminé; et des moyens de commande (70; 89) pour commander les premier et second registres et la mémoire vive, dans lequel les moyens de commande commandent tout d'abord le second registre et la mémoire vive pour :

1) enregistrer dans la première zone d'enregistrement de la mémoire vive les données codées qui sont reproduites par les moyens de reproduction, en procédant mot par mot; et 2) transférer vers la seconde zone d'enregistrement, par l'intermédiaire du second registre, les données codées dans chacune des zones d'enregistrement de bloc dans la première zone d'enregistrement qui n'appartiennent pas à un bloc de codes de longueur variable correspondant à la zone d'enregistrement de bloc, et dans lequel les moyens de commande commandent ensuite le premier registre et la mémoire vive pour :

1) former un bloc de codes de longueur variable en lisant mot par mot les données codées qui sont enregistrées dans une zone d'enregistrement de bloc correspondante, et en enregistrant dans le premier registre les données codées lues lorsque le nombre de bits des codes de longueur variable dans le bloc est inférieur à la capacité d'enregistrement de la zone d'enregistrement de bloc; et 2) former un bloc de codes de longueur variable en lisant mot par mot les données codées enregistrées dans une zone d'enregistrement de bloc correspondante, en enregistrant dans le premier registre les données codées qui sont lues, en lisant les données codées qui appartiennent au bloc.
et sont enregistrées dans la seconde zone d'enregistrement, et en enregistrant dans le premier registre les données codées lues, pour les joindre aux données codées qui ont été transférées à partir de la première zone d'enregistrement, sans laisser un espace entre elles, lorsque le nombre de bits des codes de longueur variable dans le bloc est supérieur à la capacité d'enregistrement de la zone d'enregistrement de bloc.

7. Un appareil selon la revendication 6, dans lequel les moyens de déformatage comprennent :

un registre A (330) inclus dans le second registre, pour enregistrer temporairement des données codées par unité d'une longueur spécifique ;
un registre B (331) inclus dans le second registre et pouvant être actionné sélectivement soit pour enregistrer temporairement le contenu du registre A, soit pour conserver le contenu ayant été enregistré précédemment dans le registre B ;
des moyens de sélection (332) pour sélectionner un code de longueur variable parmi les données codées, sur la base des informations de sortie du registre A et du registre B ;
des moyens de détection de longueur de code (333) pour détecter des longueurs de code de codes de longueur variable qui sont sélectionnés successivement par les moyens de sélection ; et
des moyens d'addition (334) pour additionner de façon cumulative les longueurs de code qui sont émises par les moyens de détection de longueur de code, et pour commander une position de sélection des moyens de sélection et l'action de sélection du registre B, conformément au résultat d'addition.

8. Un appareil selon la revendication 6, dans lequel les moyens de déformatage comprennent :

des moyens de commutation (58) pour sélectionner soit un mot de sortie provenant de la première zone d'enregistrement de la mémoire vive, soit un mot de sortie provenant de la seconde zone d'enregistrement de la mémoire vive ;
des moyens de décalage (59) pour décaler des données codées dans le mot qui est sélectionné par les moyens de commutation ;
des moyens de sélection (60) pour sélectionner une information de sortie des moyens de décalage et une information de sortie du second registre, de façon que les données codées qui sont décalées par les moyens de décalage soient jointes à des données codées qui ont déjà été enregistrées dans le second registre, sans laisser un espace entre elles, et pour enregistrer dans le second registre la série jointe et continue de données codées ;
des moyens de détection de longueur de code (62) pour détecter une longueur de code en utilisant les données codées à partir d'un bit de tête du code de longueur variable courant, parmi les données codées qui sont enregistrées dans le second registre ; et
des moyens de commande de mémoire (70) pour additionner la longueur de code qui est détectée par les moyens de détection de longueur de code au bit de tête du code de longueur variable courant, pour déterminer un bit de tête du code de longueur variable suivant, et pour écrire dans la seconde zone d'enregistrement de la mémoire vive les données codées qui sont enregistrées dans le second registre, lorsque le bit de tête qui est déterminé correspond à un rang supérieur à un nombre de bits spécifié.

9. Un appareil selon la revendication 6, dans lequel les moyens de déformatage comprennent :

des moyens de sélection (64) pour sélectionner un mot de sortie dans la seconde zone d'enregistrement de la mémoire vive et une information de sortie du premier registre, de façon que les données codées dans le mot de sortie qui proviennent de la seconde zone d'enregistrement soient jointes à des données codées ayant déjà été enregistrées dans le premier registre, sans laisser un espace entre elles, et pour enregistrer dans le premier registre la série jointe et continue de données codées ;
des moyens de détection de longueur de code (68) pour détecter une longueur de code en utilisant les données codées à partir d'un bit de tête du code de longueur variable courant ; et
des moyens de commande de mémoire (70) pour additionner la longueur de code qui est détectée par les moyens de détection de longueur de code au bit de tête du code de longueur variable courant, pour déterminer un bit de tête du code de longueur variable suivant, et pour introduire dans le premier registre de nouvelles données codées provenant de la seconde zone d'enregistrement de la mémoire vive, en utilisant les moyens de sélection, lorsque le bit de tête qui est déterminé correspond à un rang supérieur à un nombre de bits spécifié.
Fig. 1.
MAX 16-BIT DATA TO FORMATTING CIRCUIT S

RAM a

RAM b

Fig. 2.

10 BYTES

1st BLOCK----LOW RANGE DATA

2nd BLOCK----HIGH RANGE DATA

1ST BLOCK

DCT 1
DCT 2
DCT 3

DCT (28)
DCT (29)
DCT (30)

8 BITS

2ND BLOCK

DCT 1
DCT 2
DCT 3

DCT (28)
DCT (29)
DCT (30)

8 BITS

Fig. 4.
Fig. 3(a).

Fig. 3(b).
**Fig. 6.**

ADDRESS CONTROL CIRCUIT

`28`  

RAM g

`29`  

RAM h

`30`  

RAM i

`31`  

RAM j

`32`  

DATA FROM ERROR CORRECTION CIRCUIT 21

TO DEFORMATTING CIRCUIT 23

**Fig. 7.**

ADDRESS CONTROL CIRCUIT

`33`  

RAM k

`34`  

RAM l

`35`  

FROM DEFORMATTING CIRCUIT 23

TO VARIABLE LENGTH DECODING CIRCUIT 25
Fig. 8.
Fig. 9.
Fig. 12.

Fig. 13.
**Fig. 14.**

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>10</th>
<th>11</th>
<th>21</th>
<th>22</th>
<th>36</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
<td>5</td>
<td>9</td>
<td>12</td>
<td>20</td>
<td>23</td>
<td>35</td>
<td>37</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>13</td>
<td>19</td>
<td>24</td>
<td>34</td>
<td>38</td>
<td>49</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>14</td>
<td>18</td>
<td>25</td>
<td>33</td>
<td>39</td>
<td>48</td>
<td>50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>15</td>
<td>17</td>
<td>26</td>
<td>32</td>
<td>40</td>
<td>47</td>
<td>51</td>
<td>58</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>16</td>
<td>27</td>
<td>31</td>
<td>41</td>
<td>46</td>
<td>52</td>
<td>57</td>
<td>59</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>28</td>
<td>30</td>
<td>42</td>
<td>45</td>
<td>53</td>
<td>56</td>
<td>60</td>
<td>63</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>29</td>
<td>43</td>
<td>44</td>
<td>54</td>
<td>55</td>
<td>61</td>
<td>62</td>
<td>64</td>
<td></td>
</tr>
</tbody>
</table>

**Fig. 15.**

DCT NO.

FIRST HALF 15 DCT BLOCKS

SECOND HALF 15 DCT BLOCKS

FIRST HALF 15 DCT BLOCKS

SECOND HALF 15 DCT BLOCKS
Fig. 20.
Fig. 22.
Fig. 25(a).

Fig. 25(b).
Fig. 26.

COMPOSITION OF VRAM

WRITE/READ DIRECTION OF SECOND HALF 15 DCT DATA

WRITE/READ DIRECTION OF FIRST HALF 15 DCT DATA

OVER PART: 228 229

SECOND HALF 15 DCT DATA PRIORITY REGION

DCT 0 DCT 1 DCT 2 DCT 3

Y Y Y Y

5 WORD, 2 WORD, 2 WORD, 16 BIT

FIRST HALF 15 DCT BLOCKS FIXED PART

SECOND HALF 15 DCT BLOCKS FIXED PART

ADDRESS

16 BIT

16 BIT
### Fig. 28

**Composition of VRAM**

<table>
<thead>
<tr>
<th>16 BIT ADDRESS</th>
<th>5 WORD</th>
<th>2 WORD</th>
<th>46 WORD</th>
<th>60 WORD</th>
</tr>
</thead>
<tbody>
<tr>
<td>DCT 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 2</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 13</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 14</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCT 15</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Write/Read Direction of First Half 15 DCT Data**

<table>
<thead>
<tr>
<th>60 BIT</th>
<th>2.14, 125, 263, 262, 263, 264, 265, 269, 270, 271</th>
</tr>
</thead>
</table>

**Write/Read Direction of Second Half 15 DCT Data**

**OVF Part**

**First Half 15 DCT Blocks Fixed Part**

**Second Half 15 DCT Blocks Fixed Part**
Fig. 31. PRIOR ART
**VARIABLE LENGTH CODING OUTPUT**

- DCT 1
- DCT 2
- DCT 3

*Fig. 32(a).*

**AFTER FORMATTING**

- DCT 1
- DCT 2
- DCT 3

*Fig. 32(b).*