EUROPEAN PATENT SPECIFICATION

Apparatus for segmenting encoded video signals for transmission

Gerät zur Segmentierung von kodierten Videosignalen zur Übertragung
Dispositif pour segmenter des signaux vidéo codés en vue d’une transmission

Designated Contracting States:
DE ES FR GB IT PT

Priority: 27.02.1991 US 661982

Date of publication of application: 02.09.1992 Bulletin 1992/36

Proprietor: GENERAL ELECTRIC COMPANY
Schenectady, NY 12345 (US)

Inventors:
- Acampora, Alfonse Anthony
  Staten Island, New York 10314 (US)
- Siracusa, Robert Justin
  Lawrenceville, New Jersey 08648 (US)

Representative: Powell, Stephen David et al
WILLIAMS, POWELL & ASSOCIATES
34 Tavistock Street
London WC2E 7PB (GB)

References cited:
WO-A-89/07372
DE-A- 3 602 825
DE-A- 3 736 898
GB-A- 1 602 840

- HDTV 90: FOURTH INTERNATIONAL COLLOQUIUM ON ADVANCED TELEVISION SYSTEMS 25 June 1990, OTTAWA; CANADA, pages 3B51 - 3B59, XP164031 S. CUCCHI ET AL. 'Bit Rate Reduction Codec for HDTV: Architecture and Hardware Implementation'
- IEEE TRANSACTIONS ON CONSUMER ELECTRONICS vol. 37, no. 3, 1 August 1991, NEW YORK, USA pages 275 - 282 , XP263196 M. YONEDA ET AL. 'An Experimental Digital VCR with New DCT-Based Bit-Rate Reduction System'
- SIGNAL PROCESSING OF HDTV, II 30 August 1989, TURIN, ITALY ELSEVIER,AMSTERDAM, NL pages 587 - 594 , XP215275 M. BARBERO ET AL. 'A Flexible Architecture for a HDTV Codec Based on DCT'

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention).
Description

This invention relates to a system for providing and processing a high definition television (HDTV) signal, and more particularly to apparatus for segmenting compressed video data into blocks of data for transmission.

Background of the Invention

Digital high definition video data may be successfully transmitted over terrestrial television channels, as described herein, by partitioning the video data between high and low priority information, and quadrature amplitude modulating the high and low priority data on separate carriers respectively. The modulated carriers are included in a 6 MHZ frequency spectrum and then the combined signal is transmitted to occupy a standard broadcast channel spectrum. The high priority data is transmitted with relatively high power and the low priority data with relatively low power. High priority data is that video data which is sufficient to reproduce an image, albeit of lesser quality than a high definition image.

Nominally digital video data is compressed and transmitted in layered coded format including header data identifying respective portions of the data so that, upon loss of some data during transmission, the receiver can find an appropriate re-entry point in the received data. In general, however, simply providing header data is not sufficient to enable the receiver to produce acceptable images, since it may be the header data which is lost or corrupted during transmission. In such instances the receiver will tend to lose synchronization with respect to the normal cyclical decoding sequence.

In accordance with the present invention extra protection against lost or corrupted data from confusing decoding at the receiver, is provided by arranging coded video data in transport blocks. The transport blocks include additional header data identifying relatively small portions of the video data. In addition the header data of the transport blocks includes pointers which indicate data re-entry points within respective transport blocks.

The present invention is directed to circuitry for forming video transport blocks at a video signal encoder and circuitry for depacketizing the transport blocks at a video signal receiver.

For purposes of this disclosure the video data will be presumed to be compressed in MPEG like format. What is meant by "MPEG like" is a coding format similar to the standardized coding format being established by the International Organization for Standardization. The standard is described in the document "International Organization for Standardization", ISO-IEC JT (1/SC2/WG1), Coding of Moving Pictures and Associated Audio, MPEG 90/176 Rev.2, Dec. 18, 1990.

The MPEG standard transmits 240 lines (NTSC) per frame non-interlaced, which is typically accomplished by encoding only the odd or even fields of an interlaced source video signal. For transmitting HDTV signals the standard is modified to provide, for example 480 lines per field, and both the odd and even fields are transmitted. In addition the number of pixels per line is increased to for example 1440. Conceptually these changes only affect the data rate and do not affect the compression philosophy.

Summary of the Invention

The invention in its various aspects is set out in the claims.

Brief Description of the Drawings

FIGURE 1 is a block diagrams of an HDTV encoding/decoding system embodying the invention.
FIGURES 1B-1C are pictorial representations of sequences of fields/frames of encoded video signal useful in describing the invention.
FIGURE 2 is a pictorial representation of a macroblock of data provided by the compression circuit of FIGURE 3.
FIGURE 3 is a block diagram of a video signal compression circuit.
FIGURE 3A is a generalized pictorial representation of the data format provided by the compression circuit of FIGURE 3.
FIGURE 4 is a block diagram of exemplary circuitry which may be utilized for the formatting circuit 111 of FIGURE 3.
FIGURE 5 is a block diagram of exemplary circuitry which may be implemented for the Priority Select circuit of FIGURE 1.
FIGURE 5A is a flow diagram illustrating the operation of the FIGURE 5 analyzer.
FIGURE 6 is a diagram of the signal format provided by the transport processor 12 of FIGURE 1.
FIGURE 7 is a block diagram of exemplary circuitry which may be implemented for the Transport Process circuit of FIGURE 1.
FIGURE 8 is a block diagram of exemplary circuitry which may be implemented for the transport processor 25 of FIGURE 1.
FIGURE 9 is a block diagram of exemplary circuitry which may be implemented for the priority deselect circuit 26 of FIGURE 1.
FIGURE 10 is a block diagram of exemplary circuitry which may be implemented for the decompression circuit 27 of FIGURE 1.
FIGURE 11 is a block diagram of exemplary circuitry which may be implemented for the MODEMS 17 and 20 of FIGURE 1.

Detailed Description

An exemplary HDTV system which may be supported by the present invention includes a two-to-one interlaced signal of 1050 lines at 59.94 frames per second.
The nominal active picture has 960 lines of 1440 pixels each with an aspect ratio of 16 x 9. The signal is transmitted using two 64 quadrature amplitude modulated (64-QAM) carriers, frequency multiplexed in a 6 MHz transmission band. The nominal total bit rate, including video, audio and auxiliary data, is 26-29 Mbps.

The video signal is initially compressed in conformance with an MPEG-like format, albeit using both fields of each frame and with higher pixel density. Thereafter the MPEG-type signal codewords are parsed into two bit streams in accordance with the relative importance of the respective codeword types. The two bit streams are independently processed to apply error correction overhead bits, and then caused to QAM respective carriers. The modulated carriers are combined for transmission. The bit streams of relatively greater and lesser importance are designated high priority (HP) and low priority (LP) channels respectively. The high priority channel is transmitted with approximately twice the power as the lower priority channel. The high priority/low priority information ratio is approximately one-to-four. The approximate net data rates after forward error correction are 4.5 Mbps HP and 18 Mbps LP.

FIGURE 1 illustrates an exemplary HDTV encoding/decoding system according to the invention. FIGURE 1 shows the system processing a single video input signal, but it is to be understood that the luminance and chrominance components are compressed separately, and that the luminance motion vectors are utilized for generating compressed chrominance components. The compressed luminance and chrominance components are interleaved to form macroblocks before codeword priority parsing.

A sequence of image fields/frames as per FIGURE 1B is applied to circuitry 5 which reorders the fields/frames according to FIGURE 1C. The reordered sequence is applied to a compressor 10 which generates a compressed sequence of frames that are coded according to an MPEG-like format. This format is hierarchical and is illustrated in abbreviated form in FIGURE 3A.

The MPEG hierarchical format includes a plurality of layers each with respective header information. Nominally each header includes a start code, data related to the respective layer and provision for adding header extensions. Much of the header information (as indicated in the referenced MPEG document) is required for synchronization purposes in an MPEG systems environment. For purposes of providing a compressed video signal for a digital HDTV simulcast system, only descriptive header information is required, that is start codes and optional extensions may be excluded. The respective layers of the coded video signal are illustrated pictorially in FIGURE 2.

When referring to the MPEG-like signal produced by the present system what is meant is that a) successive fields/frames of video signal are encoded according to an I, P, B coding sequence, and b) coded data at the picture level is encoded in MPEG-like slices or group of blocks albeit that the number of slices per field/frame may differ and the number of macro blocks per slice may differ. An I coded frame is one which is intraframe compressed such that only I frame compressed data is required to reproduce an image. P coded frames are coded according to a forward motion compensated predictvie method, that is the P frame coded data is generated from the current frame and an I or P frame occurring before the current frame. B coded frames are coded according to a bidirectionally motion compensated predictvie method. The B coded frame data is generated from the current frame and from I and P frames occurring both before and after the current frame.

The coded output signal of the present system is segmented in groups of fields/frames (GOF) illustrated by the row of boxes L1 (FIGURE 3A). Each GOF (L2) includes a header followed by segments of picture data. The GOH header includes data related to the horizontal and vertical picture size, the aspect ratio, the field/frame rate, the bit rate, etc.

The picture data (L3) corresponding to respective fields/frames include a header followed by slice data (L4). The picture header includes a field/frame number and a picture code type. Each slice (L4) includes a header followed by a plurality of blocks of data MBi. The slice header includes a group number and a quantization parameter.

Each block MBi (L5) represents a macroblock and includes a header followed by motion vectors and coded coefficients. The MBi headers include a macroblock address, a macroblock type and a quantization parameter. The coded coefficients are illustrated in layer L6. Note each macroblock is comprised of 6 blocks, including four luminance blocks, one U chrominance block and one V chrominance block. See FIGURE 2. A block represents a matrix of pixels, e.g., 8 x 8 over which a discrete cosine transform (DCT) is performed. The four luminance blocks are 2 x 2 matrix of contiguous luminance blocks representing, e.g., a 16 x 16 pixel matrix. The chrominance (U and V) blocks represent the same total area as the four luminance blocks. That is the chrominance signal is subsampled by a factor of two horizontally and vertically relative to luminance, before compression. A slice of data corresponds to data representing a rectangular portion of an image corresponding to an area represented by a contiguous group of macroblocks.

The block coefficients are provided one block at a time with the DCT, DC coefficient occurring first followed by respective DCT AC coefficients in the order of their relative importance. An end of block code EOB is appended at the end of each successively occurring block of data.

The amount of data provided by the compressor 10 is determined by the rate control element 18. As is well known compressed video data occurs at variable rates, and desirably, data is transmitted at a constant rate equivalent to the channel capacity, to realize efficient
use of the channel. Rate buffers 13 and 14 perform the variable to constant data rate translation. It is also known to adjust the amount of data provided by the compressor in accordance with the level of occupancy of the buffers. Thus, the buffers 13 and 14 include circuitry to indicate their respective level of occupancy. These indications are applied to the rate controller 18 to adjust the average data rate provided by the compressor 10. The adjustment is typically accomplished by adjusting the quantization applied to the DCT coefficients. Quantization levels may be different for the different types of frame compression. Details of an exemplary method for determining quantization levels may be found in application Sn 494,098, filed 15 March 1990 and entitled “Digital Signal Coding With Quantization Level Computations.”

Compressed video data hierarchically formatted as indicated in FIGURE 3A is coupled to a priority select element 11, which parses the coded data between a high priority channel HP and a low priority channel LP. High priority information is that information, the loss or corruption of which would create the greatest degradation in reproduced images. Stated conversely, it is the least data needed to create an image, albeit less than a perfect image. Low priority information is the remaining information. The high priority information includes substantially all of the header information included in the different hierarchical levels plus the DC coefficients of the respective blocks and a portion of the AC coefficients of the respective blocks (level 6, FIGURE 3A).

The ratio of HP and LP data at the transmitter is approximately 1:4. At the transport processor auxiliary data is added to the signal to be transmitted. This auxiliary signal may include digital audio signal and, e.g., teletext data. In this example at least the digital audio will be included in the HP channel. The average amount of the auxiliary data included in the HP channel is calculated and compared to the expected statistical average of the compressed video information. From this the ratio of high and low priority compressed video information is calculated. The priority select element parses the data provided by the compressor 10 according to this ratio.

The HP and LP compressed video data are coupled to a transport processor 12 which a) segments the HP and LP data streams into transport blocks, b) performs a parity or cyclic redundancy check on each transport block and appends the appropriate parity check bits thereto, and c) multiplexes the auxiliary data with the HP or LP video data. The parity check bits are utilized by the receiver for isolating errors in conjunction with synchronizing header information and for providing error concealment in the event of uncorrectable bit errors in the received data. Each transport block includes a header including information indicative of the type of information included in the block, e.g., video audio and pointers to the starting points of contiguous like data.

The HP and LP data streams from the transport processor 12 are applied to the respective rate buffers 13 and 14, which convert the variable rate compressed video data from the processor 12 to data occurring at a substantially constant rate. The rate adjusted HP and LP data are coupled to forward error encoding elements 15 and 16 which a) perform REED SOLOMON forward error correction encoding independently to the respective data streams; b) interleave blocks of data to preclude large error bursts from corrupting a large contiguous area of a reproduced image; and c) appends, e.g., Barker codes to the data for synchronizing the data stream at the receiver. Thereafter the signals are coupled to a transmission modem 17 wherein the HP channel data quadrature amplitude modulates a first carrier and the LP channel data quadrature amplitude modulates a second carrier displaced from the first carrier by approximately 2.88 MHz. The 6 dB bandwidth of the modulated first and second carriers are respectively about .96 MHz and 3.84 MHz. The modulated first carrier is transmitted with approximately 9 dB greater power than the modulated second carrier. Since the HP information is transmitted with greater power it is much less prone to corruption by the transmission channel. The HP carrier is located in the portion of the frequency spectrum of an, e.g., NTSC TV, transmission channel normally occupied by the vestigial sideband of a standard NTSC TV signal. This portion of the signal channel is normally significantly attenuated by the Nyquist filters of standard receivers and thus HDTV signals with this transmission format will not introduce cochannel interference.

At the receiver the transmitted signal is detected by the modem 20 which provides two signals corresponding to the HP and LP channels. These two signals are applied to respective REED SOLOMON error correcting decoders 21 and 22. The error corrected signals are coupled to rate buffers 23 and 24 which receive data at a variable rate commensurate with the requirements of the subsequent decompression circuitry. The variable rate HP and LP data is applied to a transport processor 25 which performs the inverse process of the processor 12. In addition it performs a degree of error detection responsive to the parity check bits included in the respective transport blocks. The transport processor 25 provides separated auxiliary data, HP data, LP data and an error signal E. The latter three signals are coupled to a priority deselector processor 26 which reformats the HP and LP data into an hierarchically layered signal which is applied to a decompressor 27. The decompressor 27 performs the inverse function of the compressor 27.

FIGURE 3 illustrates an exemplary compressor apparatus which may be utilized for element 10 of FIGURE 1, for providing hierarchically layered compressed video data. The apparatus shown only includes the circuitry required to generate compressed luminance data. Similar apparatus is required to generate compressed chrominance U and V data. In FIGURE 3 there are elements 104 and 105 designated as elements for comput-
ing forward and backward motion vectors respectively. Since whether a motion vector is forward or backward depends only upon whether the current field is analyzed with respect to a prior or succeeding field, both elements are realized with similar circuitry, and in fact both elements 104 and 105 alternate on a field/frame basis between generating forward and backward vectors. The elements 104 and 105 may be realized using integrated circuits of the type designated STI 3220 MOTION ESTIMATION PROCESSOR available from SGS-Thomson Microelectronics. In order to achieve the necessary processing rates of the elements 104 and 105 comprise a plurality of such integrated circuits operating simultaneously on different areas of respective images.

Element 109 designated DCT & Quantize performs the discrete cosine transform and quantization of transform coefficients and may be realized using integrated circuits of the type designated STV 3200 DISCRETE COSINE TRANSFORM available from SGS-Thomson Microelectronics. Element 109 will also be realized with a plurality of such devices operated in parallel to concurrently process different areas of the image.

Refer to FIGURE 1C and assume that frame 16 is currently available. Previously occurring P frame 13 has been snatched and stored in the buffer memory B 101. In addition a generated predicted frame 13 has been stored in one of the buffer storage elements 114 or 115. As frame 16 occurs it is stored in buffer memory A, 102. In addition frame 16 is applied to a working buffer memory 100. As frame 16 occurs, appropriate image blocks of data are coupled from the memory 100 to the minuend input of a subtractor 108. During I frame compression the subtrahend input of the subtractor 108 is held at a zero value so that data passes through the subtractor 108 unaltered. This data is applied to the DCT and quantizer element 109 which provides quantized transform coefficients to elements 110 and 112. Element 112 performs inverse quantization and inverse DCT transformation of the coefficients to generate a reconstructed image. The reconstructed image is applied via an adder 113 to, and stored in, one of the buffer storage elements 114 and 115 for use in compressing subsequent B and P frames. During compression of I frames no information is added (by adder 113) to the reconstructed image data provided by element 112.

Element 110 performs two functions during I frame compression. First it performs differential (DPCM) coding of the DC coefficients generated by element 109. It then variable length codes (VLC) the differentially coded DC coefficients and zero and variable length encodes the AC coefficients generated by element 109. The VLC codewords are applied to a formatter 111 which segments the data and appends header information thereto in conformance with the layers illustrated in FIGURE 3A. Coded data from element 111 is then passed to the priority select apparatus. Each of the elements 109, 110 and 111 are controlled by a system controller 116 to cyclically perform the appropriate operations at the appropriate times.

After frame 16 a "B" frame (14) occurs and is loaded into buffer memory 100. Data from frame 14 is coupled to both of elements 104 and 105. Element 104, responsive to frame 14 data from memory 100 and frame 13 data from memory 101, calculates forward motion vectors for respective blocks of 16x16 pixels of image data. It also provides a distortion signal which is indicative of the relative accuracy of the respective forward motion vectors. The forward motion vectors and the corresponding distortion signals are coupled to an analyzer 106.

Element 105, responsive to frame 14 data from memory 100 and frame 16 data from memory 102, generates backward motion vectors and corresponding distortion signals which are also coupled to the analyzer 106. Analyzer 106 compares the distortion signals against a threshold, and if both exceed the threshold, provides both the forward and backward motion vectors as the motion vector, and also provides a corresponding signal related to the ratio of the distortion signals. Upon reconstruction predicted images are generated using both forward and backward vectors and corresponding frame data from which derived. An interpolated frame is generated from the forward and backward predicted frames in accordance with the ratio of distortion signals. If the distortion signals for both the forward and backward motion vectors are less than the threshold, the motion vector with the corresponding lower valued distortion signal is selected as the block motion vector.

After the motion vector has been determined, it is applied to the motion compensated predictor 107 which accesses the appropriate data block defined by the vector from the previously regenerated frame 16 or frame 13 or both, stored in the storage elements 114 and 115. This data block is applied to the subtrahend input of the subtractor 108 wherein it is subtracted on a pixel by pixel basis from the corresponding block of pixel data from the current frame 14 provided by the buffer memory 100. The differences or residues are then encoded in element 109 and the coefficients applied to element 110. The corresponding block vector is also applied to element 110. For encoded B and P frames, the DC coefficients are not differentially encoded, but both the DC and AC coefficients are variable length encoded. The motion vectors are differentially encoded and then the differentially encoded vectors are variable length encoded. The coded vectors and coefficients are then transferred to the formatter 111. The encoded B frames are not inverse quantized and inverse transformed in element 112 since they are not used for subsequent encoding.

P frames are similarly encoded except that only forward motion vectors are generated. For example P frame 19 is encoded with motion vectors associating corresponding blocks of I frame 16 and P frame 19. Dur-
ing encoding of P frames, element 112 provides corresponding decoded residues and element 107 provides the corresponding predicted P frame. The predicted frame and the residues are added in adder 113 on a pixel-by-pixel basis to generate the reconstructed frame which is stored in the one of storage elements 114 and 116 not containing the frame information from which the predicted P frame is generated. The reconstructed and stored P frame is used for encoding subsequent B frames. For both P and B field/frames it should be noted that DCT’s are performed on a block basis (e.g., a matrix of 8x8 pixels), but motion vectors are calculated for macroblocks (e.g., a 2x2 matrix of luminance of blocks or a 16x16 matrix of pixels).

FIGURE 4 shows exemplary circuitry in block form which may be used to implement the functions of elements 110 and 111 of FIGURE 3. The output format of this circuitry diverges from that normally provided by an MPEG type encoder in that an MPEG output is a serial data stream, but the data provided by the exemplary circuitry of FIGURE 4 is in parallel-bit word format. This format is selected to facilitate the implementation of both the priority select processor and the transport processor. In addition, two extra signals are provided which define the code type of each output codeword, CW, and the length, CL, of each codeword.

In FIGURE 4 motion vectors from the analyzer 106 (FIGURE 3) are differentially encoded in the DPCM element 127 on a slice basis and coupled to a multiplexer 129 via a buffer memory 133. Transform coefficients from the transform element 109 are coupled to the multiplexer 132 and a differential encoding element DPCM 128. Differentially encoded coefficients from the DPCM 128 are coupled to a second input of the multiplexer 132. During encoding of P or B frames all of the coefficients are passed directly through the multiplexer 132. During encoding of I frames, the DC coefficients are selectively differentially encoded by the DPCM 128. The differentially encoded DC coefficients and the non-differentially encoded AC coefficients are multiplexed by the multiplexer 132 and coupled to a second input of the multiplexer 129 via the buffer memory 133. Header information from a format control and header element 126 are coupled to a third input of the multiplexer 129. Element 126 includes stored information and control circuitry to a) provide the requisite header information for the different code layers (FIGURE 3A) and to b) provide control signals to time division multiplex the header information, motion vectors and the transform coefficients via multiplexer 129. Element 126 is responsive to the system control circuitry via the control bus CB to provide the appropriate headers corresponding to picture size, rate, picture coding type quantizer parameters, etc. Certain of the header information is calculated by element 126 in conjunction with an analyzer 125. In the MPEG-type format much of the header information (e.g., level 5 of FIGURE 3A) is variable such as the type of block encoding, the type of motion vectors, whether a block has zero valued motion vectors and or whether all coefficients in a block are zero values. The vector information and coefficient information is applied to the analyzer 125 to determine these types of header information. Whether a motion vector is a forward, backward and or zero valued is directly determinable by examination of the vectors. Whether all coefficients in a block are zero valued is determinable by simply accumulating the magnitudes of the vectors included in a block. Once the type of variable header data is determined, it is assigned a codeword and provided to the multiplexer 129 at the appropriate time. The element 126 also provides information relating to the codeword type currently being multiplexed, i.e., header information, motion vector information, DC coefficients, AC coefficients.

The time division multiplexed information is coupled to a variable length encoder 130 which is also controlled by element 126. In the figure the VLC control is shown provided by the codeword type signal. The different code types are variable length coded according to different VLC code tables and thus it is appropriate to utilize the code type signal for such control.

The VLC 130 may include a zero-run encoder for encoding zero runs of the AC coefficients and a plurality of Huffman code tables addressed by the respective codewords passed by the multiplexer 129 for variable length encoding the transform coefficients and the motion vectors. The particular table utilized is enabled by the code type signal. Each of the code tables may include corresponding tables programmed with the code lengths of the respective variable length codewords. The codewords CW and the code lengths CL are provided concurrently on separate buses in parallel-bit format. In general the header information is not variable length coded and is passed unaltered by the VLC 130. However, the VLC 130 includes code length tables responsive to the code type signal to provide the code lengths of the header codewords. Alternatively, a bit counter may be included in the VLC to count the number of bits of these data.

The element 126 also controls the writing and reading of data provided to and from the buffer memory 133.

FIGURE 5 illustrates exemplary apparatus for performing the priority selection process. This apparatus may operate in several modes. For example, data may be prioritized on an equal basis for the different field/frame types, or on an unequal basis for the different field/frame types. In the latter instance assume that the HP channel passes 20 percent of the total data transmitted and that three percent of the HP channel is consumed by auxiliary data. If the video data is quantized for maximum transmission channel efficiency, 17.53% of the video data may be allocated to the HP channel. In the former instance, the high priority data for the I, P and B frames may be assigned in for example, the ratio of α:β:1 respectively. The values α and β may be user selectable and/or determined on a statistical basis from the amount of code data from prior encoded frames.
Refer to FIGURES 5 and 5A. In the following description, numbers in square brackets correspond to process blocks of FIGURE 5A. Data from the variable length encoder 130 is coupled to respective input ports of two buffer memories 150A and 150B and to a data analyzer 152. The respective buffers include enough memory to store for example a slice of data. The buffers 150A and 150B are operated in "ping-pong" fashion to alternately write slices of data and read slices of data. Thus while buffer 150A writes data from, e.g., slice n, buffer 150B reads data from slice n-1.

As data is written to a particular buffer, the analyzer 152 generates a codeword number CWi#j for each codeword and stores the CWi#j in association with the corresponding codeword. The analyzer also calculates the point, or codeword, at which the data is to be split between HP and LP channels. The calculation is determined for the amount of data stored in the buffer. There are four general types of data including Header Data, Motion Vectors, DC coefficients and AC coefficients. The DC and AC coefficients over a block occur in the order of DC coefficient first followed by codewords representing the AC coefficients in generally descending order of importance. The total number of bits are counted for all the codewords in the buffer. Then the codeword at which the sum of bits is just greater than the HP percentage is identified by a codeword number, CWi#j. This number is applied to a switching element 153A (153B), and used to control the multiplexer 155A (155B). After the codeword number CWi#j is identified, the codewords, codelength data, codeword type data and codeword numbers are read in parallel from the buffer 150A (150B). The codewords, codelengths and codetypes are applied to the input of a multiplexer 155A (155B), and the codeword numbers are applied to the input of the switching element 153A (153B). As the data is read from the buffer, the switching element 153A (153B) compares the codeword numbers to the calculated number CWi#j. For all codeword numbers less than or equal to CWi#j, the switching element provides a control signal which conditions the multiplexer 155A (155B) to pass the corresponding data to the HP channel via a further multiplexer 156. For codeword numbers greater than CWi#j, the multiplexer 155A (155B) is conditioned to pass the corresponding data to the LP channel via multiplexer 156. The multiplexer 156 is conditioned to pass HP and LP data provided by the buffer 150A, (150B) which is currently being read.

The analyzer 152 is responsive to the codelength signals, and the code type signals. Responsive to the code type signals, the analyzer generates [502] codeword numbers for each occurring codeword. For example, each codeword representing header information is assigned the number (2). Each codeword representing motion vectors and DC coefficients are assigned the numbers (1) and (0) respectively. Successive AC codewords are assigned ascending integers from 1 to n on a block-by-block basis.

The analyzer 152 also includes an accumulator which, responsive to the codelength and type signals, independently sums the number of bits of the codewords of each code type entered in the buffer 150A (150B). These sums are added [504] to provide the total number of codeword bits contained in the buffer. The total sum is multiplied by the decimal equivalent of the percent to be allotted to the HP channel to produce a check sum [512]. Thereafter the respective code type sums are sequentially added [508] in ascending order of codeword number CWi#j to produce partial sums. Each partial sum is compared [512] with the check sum until the partial sum exceeds the check sum. The codeword number CWi#j associated with the immediately previous partial sum is the last codeword within a block to be assigned to the HP channel [512-518]. All succeeding codewords, i.e., CWi#j+1 to CWi#n, for respective blocks are assigned to the LP channel.

Respective HP and LP data from the priority selector is arranged in transport blocks designed to enhance signal recovery and error concealment at the receiver. The transport block format is illustrated in FIGURE 6. An exemplary HP transport block includes 1728 bits and an LP transport block includes 864 bits. Respective transport blocks may include more or less than a slice of data. Thus a particular transport block may include data from the end of one slice and data from the beginning of the next subsequent slice. Transport blocks including video data may be interleaved with transport blocks containing other data, e.g., audio. Each transport block includes a service type header ST which indicates the type of information included in the respective transport block. In this example the ST header is an 8-bit word which indicates whether the data is HP or LP, and whether the information is audio, video or auxiliary data. Four bits of the 8-bit word are used to represent the ST information and four bits are used to provide Hamming parity protection of the ST information bits.

Each transport block includes a transport header TH immediately following the ST header. For the LP channel the transport header includes a 7-bit macroblock pointer, an 18-bit identifier and a 7-bit record header (RH) pointer. The transport header of the HP channel includes only an 8-bit record header (RH) pointer. The macroblock pointer is used for segmented macroblock or record header components, and points to the start of the next decodable component. For example, if the particular transport block includes macroblock data associated with the end of slice n and the beginning of slice n+1, the data from slice n is placed adjacent the transport header and the pointer indicates that the next decodable data is adjacent the transport header TH. Conversely, if a record header RH is adjacent the TH, the first pointer indicates the byte position following the record header RH. A zero valued macroblock pointer indicates that the transport block has no macroblock entry point.

The transport block may include none, one or more
than one record header, and their positions are variable
within the transport block. A record header occurs at the
beginning of each slice of macroblock data in the HP
and LP channel. No record headers are included in
transport blocks that include only video data header
information. The record header (RH) pointer points to
the byte position containing the start of the first record
header in the transport block. Note, the first record header
in a transport block is placed at a byte boundary. That is,
if a variable length code precedes the record header,
the variable length code may be bit-stuffed to insure that
the start of the record header occurs at a bit position
which is an integral number of bytes from the beginning
of the transport block. The record headers are placed at
byte boundaries to enable the decoder to locate them
since they are embedded in a stream of concatenated
variable length codewords. A zero valued RH pointer
indicates that there are no record headers in the transport
block. If both the record header pointer and the macro-
block pointer are zero valued, this state indicates that the
transport block includes only video data header informa-
tion.

The 18-bit identifier in the LP transport header iden-
tifies the current frame type, the frame number (modulo
32), the current slice number, and the first macroblock
contained in the transport block.

Following the transport header is either a record
header, RH, or data. As indicated in Figure 6 the record
header for the video data in the HP channel includes
the following information: A 1-bit FLAG which
indicates if a header extension, EXTEND, is present.
Following the FLAG is an identifier (IDENTITY, which
indicates a) the field/frame type I, B or P; b) a field/frame
number (modulo 32) FRAME ID; and c) a slice number
(modulo 64) SLICE IDENTITY. Following the identifier
the record header includes a macroblock priority break
point indicator, PRI BREAK (J). The PRI BREAK(j)
indicates the codeword number CW\(j\), developed by the
analyzer 152 of the priority selector, for dividing the codewords
between the HP and LP channels. Lastly, an optional
header extension may be included in the HP
record header.

The record header incorporated in the LP channel
includes only an identifier, IDENTITY, similar to the iden-
tifier implemented in the HP channel.

Each transport block is terminated with a 16-bit
frame check sequence, FCS, which is calculated over
all bits in the transport block. The FCS may be generat-
ed using a cyclic redundancy code.

FIGURE 7 illustrates exemplary apparatus of the
transport processor. In the figure an Arbitrator 213 inter-
leaves, via a multiplexer 212, transport blocks of video
data from a multiplexer 211, audio data from a memory
214 and auxiliary data from a memory 215. The audio
data is provided in transport block form by the source
216 and applied to a first-in-first-out memory 214. The
auxiliary data is provided in transport block form by the
source 217 to a first-in-first-out memory 215. The for-
mats of the audio and auxiliary data transport blocks
may differ from the format of the video transport blocks,
however all transport blocks will include a leading serv-
vice type header, and preferably will be of equal length.
The Arbitrator 213 responds to the level of occupancy of
buffers 214, 215 and 207 in such fashion to insure that
none of these buffers overflow.

The apparatus of FIGURE 7 operates on one of the
HP or LP signals and similar apparatus is required for
the alternate signal. However, if both the audio and aux-
iliary signals is HP data an arbitrator for interleaving trans-
port blocks will not be included in the LP transport block
processor and vice versa.

In FIGURE 7, codeword, CW, codewlength, CL, and
code type, TYPE, data from the priority selector are cou-
ted to a transport controller 218, and the codewords
and code type signal are coupled to a variable word
length to fixed word length converter 201. The converter
201 packetizes the variable length codewords into, for
example, 8-bit bytes in order to reduce the amount of
storage space required of the rate buffers 13 and 14.
The converter 201 may be of the type described in US-
A-4,914,675. The fixed length words provided by the
converter 201 are temporarily stored in the buffer 207.

As the variable length codewords are converted to fixed
word lengths, the code types are monitored to locate the
last data from respective slices to insure that the corre-
sponding fixed length word does not include data from
the next occurring slice. If this fixed length word is not
filled with data bits it is bit stuffed. In addition this last
fixed length word is indexed so that upon being read
from the buffer 207 it is identified as the end of a slice.
The index corresponds to the byte number relative to the
first occurring fixed length word written in the buffer
207.

The transport controller 218 responds to the CW,
CL, TYPE and CW\(j\) data, and the end of slice index, to
construct the transport block headers (ST, TH, RH) and
applies these headers to a header buffer 208, which
may be internal to the controller 218. The controller 218
may include dedicated registers for the particular types
of transport header data, and when the appropriate vid-
deo header data occurs (identified by the TYPE codes)
this data is written to the respective registers. When for-
mation of the respective transport headers is completed,
they are written to the header buffer 208. The ST header
data may be programmed in the controller 218 in Ham-
ing coded format. The transport headers TH, ST and
RH and the FCS are a fixed number of bytes. In forming
the transport blocks the controller 218 reads the trans-
port headers ST and TH from the buffer 208 and pro-
vides same via the multiplexer 209. If an end of slice
index is not associated with the first most data in the
buffer 207, data from the buffer 207 is read and provided
via the multiplexer 209. Immediately after an end of slice
indexed byte is read from the buffer 207, the header RH
is read from the header buffer 208 and included in the
output data stream via the multiplexer. The buffer 207
and multiplexer 209 are then condition to provide subsequent fixed length video data words. As respective header and video data are provided, the number of bytes are counted, and data output for a respective transport block is terminated when the count reaches the number of bytes allocated per transport block (less the number of bytes for the FCS code).

The transport blocks provided by the multiplexer 209 are coupled to one input of the multiplexer 211 and to the input terminal of a frame check sequence coder FCS 210, the output of which is coupled to a second input of the multiplexer 211. The FCS 210, responsive to transport block data forms two-byte error check codes for respective transport blocks. The multiplexer 211 is conditioned to pass respective transport blocks provided by the multiplexer 209, and then to append the 16-bit or two-byte FSC code from element 210 to the end of the transport block.

In the foregoing description of the transport processor it is assumed that all of the header information provided by the compressor 10 is included in the video data stream provided by the transport processor. It should be recognized that much of the video data header information is also included in the transport headers and as such provides redundant information. In an alternative arrangement, the controller 216 may preclude the converter 201 from accepting video header data which would be redundantly included in the transport block headers, thus enhancing the overall coding efficiency. At the receiver the excised video header data may be reconstructed from the transport block header information and reinserted in the video data stream.

At the receiver, detected signal is applied to forward error correction circuits 21 and 22 to perform error correction on the respective HP and LP signals. Error corrected data is then applied to the transport processor 25 via rate buffers 23 and 24. Even though the detected data has undergone error correction in the FEC circuits 21 and 22, certain errors occurring during signal transmission may not be correctable by the FEC circuits. If these errors are allowed to pass to the decompression circuitry, very objectionable corruption may occur in the reproduced image. To preclude such happenstance each transport block includes independent error detection codes to identify the occurrence of errors which pass through the FEC circuits, and responsive to such error indications the system may provide appropriate error concealment.

FIGURE 8 illustrates the transport processor 25 included in the receiver portion of the system. Two such processors are required, one for the HP channel and one for the LP channel. If it is known a priori that audio or auxiliary data will always be excluded from a particular channel, the corresponding elements may be eliminated from such channel transport processor.

The FEC circuits 21 and 22 provide the received data in fixed length words corresponding to the fixed length words provided to the FEC circuits 15 and 16 of the encoder. As such the transport block header data occurs on byte boundaries which are either predetermined (ST, TH and FCS) or are identified (RH) by the transport header. This data format facilitates identification and processing of the requisite transport blocks.

In FIGURE 8 data from the rate buffer 23 or 24 is applied to an FCS ERROR detector 250 and a delay element 251. Delay element 251 provides a delay of one transport block interval to allow the detector 250 to determine if any errors are present in the corresponding transport block. The detector 250 provides an error signal E indicating the presence or absence of errors in the transport block. The error signal is applied to the input port of a one-to-three demultiplexer 253. The delayed transport block data is also applied to the input port of the multiplexer 253. Delayed transport block data is also coupled to a service type detector (ST DETECT) 252, which examines the ST header and responsive thereto conditions the multiplexer 253 to pass the transport block data and corresponding error signal to the appropriate one of the audio, auxiliary or video signal processing paths. The detector 252 includes Hamming error correction circuitry and therefor, even though an error may be detected in a transport block, the ST code may still be relied upon because of its independent Hamming code protection/correction.

In the respective audio, auxiliary and video signal processing paths the error signal may be utilized in different ways to effect error concealment. In the video signal processing path the error signal may be utilized in alternative ways depending upon the error concealment circuitry included in the decompressor 27. In the simplest case assume that the decompressor 27 includes a display memory in which information is updated as information is decoded. If no information is received for a particular portion of an image, the corresponding portion of the display memory is not updated. Those image portions that are not updated are simply repeated in successive frames until new data is received. It is assumed that error concealment by repeating information from frame-to-frame is acceptable, in the video signal processing path the error signal may be utilized to simply excise transport blocks with detected errors from the video data stream. Alternatively, for more sophisticated error concealment the transport block data may be retained but tagged with the error indication to alert the decompressor to perform alternative error concealment functions.

In the video signal processing path, the transport block data and error signal are coupled to a transport controller 256, and the transport block data is coupled to a first-in- first-out memory (FIFO) 257. The controller 256 reads the transport header data (the first occurring predetermined number of bytes) and stores it in internal memory. The controller monitors the RH pointer in the header data to determine its location in the transport block data stream. After reading the transport header data, the controller 256 conditions the FIFO 257 to ac-
cept video data codewords until the occurrence of the first RH (if present) as indicated by the RH pointer. The controller reads the RH and precludes it from being written to the FIFO. Thereafter the FIFO is conditioned to accept the remainder of the video data from the transport block. Video data from the FIFO 257 and transport header data and the error signal from the controller 256 are provided to the priority deselect. The controller may be arranged to a) provide video data from transport blocks in which errors have been detected, or b) to delete entire transport blocks in which errors have been detected and provide only the error indication for such blocks.

FIGURE 9 illustrates an exemplary priority deselect processor. The priority deselect process accepts data from the receiver transport processor and reconfigures it to the form applied to the encoding priority select processor 11. In order to do so respective codewords of the data stream have to be identified, that is the codeword CWij in each block must be detectable. Since the data is in the form of concatenated variable length codes, it must be at least partially VLC decoded to define the codeword boundaries. Once the codeword boundaries are determined, the codewords may be counted to find CWij (in the HP channel). After the codeword boundaries are identified the codewords may easily be parsed into respective parallel-bit VLC code form.

In FIGURE 9 similar circuits (270, 271, 272, 273) and (276, 277, 278, 279) responsive to HP and LP data respectively, parse the incoming data into parallel-bit VLC codewords. The HP and LP codewords are respectively coupled to a multiplexer 274 which, responsive to a deselect controller 275 recombines the data into a data sequence similar to that provided by the compressor 10.

Consider the HP channel circuitry 270-273. Video data from the element 256 (FIGURE 8) is applied to a buffer memory 270 and a deselect controller 271. In addition the HP transport block headers are applied to the controller 271. The video data, absent errors, will occur in predetermined cyclical sequences. Particular points in a sequence are identifiable from the transport block header information. Once a start point is identified, decoding proceeds in the predetermined sequence. The deselect controller 271 is programmed to condition the variable length decoder VLD for operation according to this sequence. For example, assume that the transport header indicates that current data is from an I field and that a record header occurred at byte z. The record header was placed at the beginning of a slice, thus the entry point of a slice can be identified relative to byte z. At this point the slice header of known bit/byte coding format is known, which header is followed by a macroblock header of known bit/byte coding format, followed by block data in known coding format, and so on. Thus, responsive to the transport header information the controller 271 establishes the decoding sequence of the VLD 272, i.e., which VLD decoding tables to use for which grouping of VLC codewords. Note that since, e.g., the slice header in the data stream is not variable length encoded, the controller may be arranged to compare common slice header information with transport header information for entry point confirmation.

The video data from the buffer 270 is coupled to the VLD 272 which concatenates a number of the fixed length codewords, and examines the leading bits of the concatenated codewords for a recognizable codeword according to the type of coding expected, a-a-a the normal cyclical sequence. Once a particular number of leading bits is recognized as a valid codeword, these bits are output as parallel-bit codeword CW to a buffer store 273. In addition the expected codeword type, T, and codeword length CL are produced and applied to the buffer store 273. As the codewords are loaded into the buffer store 273 they are indexed by the deselect controller 275.

DC and AC coefficient codewords are encoded according to different statistics, and the coefficients of respective blocks within a macroblock are concatenated without including end of block identifiers. In general however the DC coefficient of the first block in a macroblock is identifiable by its position within the bit stream. The VLD cannot discern between the last AC coefficient of one block and the DC coefficient of the next block. Identification is provided by the CWij included in the transport block header information. The CWij identifies the last AC coefficient codeword in each block in a slice. To find the codeword numbered j the deselect controller 275 monitors the code types T provided by the VLD. The controller 275 counts the AC type codes T, and when j have occurred the controller 275 communicates with the VLD 272 to reset the cycle to a DC coefficient decoding event.

Elements 276-279 in the LP channel operate in a similar manner. The LP data however is expected to include only AC coefficient codewords. The AC codewords for respective blocks within a macroblock are separated by end of block (EOB) codes, hence there is no need to count codewords. The operation of VLD 278 may simply be to decode words which are all coded according to one coding table. The position of the first macroblock in transport block is identified by the respective transport header, and each successive macroblock is identified by record headers. This information is evaluated by the deselect controller 277 for controlling the VLD 276 for indexing the codewords in the storage buffer 279.

Responsive to the indexed information and the type T codewords stored in the storage buffers 273 and 279, the deselect controller 275 concatenates the HP and LP codewords stored in the storage buffers 273 and 274 via a multiplexer 274. The controller identifies a macroblock, conditions the multiplexer 274 to pass data from the HP channel and reads the respective HP data from storage buffer 273 up to codeword CWij of block one of the macroblock. It then conditions the multiplexer to
pass data from the LP channel and reads the AC coefficient codewords corresponding to the same block one, until an EOB type code occurs. Thereafter controller 275 conditions the multiplexer 274 to pass data from the HP channel and commences reading HP data corresponding to block two of the macroblock. After the codeword corresponding to CWij is read, the controller again switches to read LP data for block two from the LP channel, etc.

If while reading data from the high priority channel an EOB code occurs before the codeword corresponding to CWij occurs, the controller 275 is reset to read the next block of data from the high priority channel.

The cyclic nature of occurring codewords may be variable. For example some macroblocks within a slice may not be coded and/or some blocks within a macroblock may not be coded. This information is included in the respective slice and macroblock headers. In order to establish and maintain the appropriate decoding cycles, the controller 275, responsive to the codeword types examines the slice and macroblock header codewords to determine the numbers of blocks in respective macroblocks and the number of macroblocks in respective slices. Responsive to these numbers the controller 275 counts particular decoding operations and determines when certain decoding functions have been completed, and restarts a decoding cycle. Note that as indicated previously more than one record header may be included in a transport block, but only the first record header is identified by the transport block header. As such only the first record header in a transport block may be excised by the element 256. In order to identify and extract the information from such record headers, and excise such record headers from the data stream, the controller 275 counts the number of macroblocks processed by the VLD 272, and on completion of the last macroblock in a slice recognizes the next occurring data in a transport block as a record header. It thereafter reads the information in the record header, to establish subsequent cyclic operations, and precludes its passage to the buffer 273.

The controllers 271, 275 and 277 are indicated in the figure as three separate elements, however it should be appreciated that they may be subsumed in a single controller element.

The circuitry of FIGURE 9 does not provide variable length decoded data but rather only parses respective variable length codewords, and provides them in a form similar to the data provided at the output of the compressor 10. As such circuitry substantially complementary to compressor 10 may be utilized for the decompressor 27. It should be recognized however that the circuitry of FIGURE 9 may be arranged to provide decoded variable length codes obviating a VLD in the decompressor circuit.

In the FIGURE 9 provision is made for a variety of error concealment methodologies. For example, even though a transport block includes an error, the data for that block may be processed and passed on to the decompressor. In this instance an error flag is generated for each data word of the transport block and carried along with the codewords applied to the decompressor. The error flags are provided by the deselect controllers 271 and 277 and coupled to the buffer stores 273 and 279, wherein they are stored in memory locations corresponding with the associated erroneous transport block codewords.

In an alternative system wherein corrupted transport blocks are not processed, assume that a LP transport block is lost. The LP channel provides coefficient data of lesser importance to the reconstruction of images, and in fact DCT blocks may be decompressed without these coefficients, albeit the respective decompressed blocks will exhibit less spatial resolution. Therefore, when LP erroneous transport blocks are excised from the data stream, and data is being reconstructed at the multiplexer 274, after each block codeword CWij of HP data, an EOB code is inserted in lieu of LP data. The EOB code is provided by the controller 275 and multiplexed into the data stream via the multiplexer 274. To indicate that the EOB for the respective blocks is a forced or artificial EOB, an error flag may be carried along with the EOB signal. The forced EOB signal is designated EOB.

The controller 275 is provided the transport header information for both channels and indexes the block information available in the storage buffers 273 and 279. The macroblock and block data occur in a known sequence, enabling the controller to recognize lost data, and to provide and append EOB codes to the HP data for lost LP data.

In general very few errors are expected to occur in the HP channel due to the robustness by which it is transmitted. However, if an error does occur in the HP channel, the data in the LP channel corresponding to blocks of data lost in the HP channel becomes meaningless. The controller 275 is programmed to recognize lost HP data via an interruption of the normal sequence of information identified by the nonerroneous transport block headers. When lost HP data is detected, the corresponding LP data is flushed from the storage buffer 279, that is, it is not passed on to the decompressor. In addition, the controller 275 may be arranged to provide error data to the decompressor, in a form which identifies lost information, i.e., macroblock or slice or frame data which are not being provided from the priority deselect processor.

The controller 275 is responsive to the overall system controller via the control bus CB, to initialize or reinitialize the controllers 271, 277 and VLD's 272, 278 on start up and channel changes, etc. In addition the controller 275 communicates with the transport processor 25 and rate buffers 23 and 24 for controlling the rate of information provided to the priority deselect circuitry.

FIGURE 10 illustrates an exemplary arrangement of the decompression apparatus 27.
Error concealment will not be discussed with respect to this apparatus as it is not the subject of this invention. Suffice it to say that error data from the priority deselector processor is applied to the decompression controller 302 to preclude updating areas of the video display RAM 318 corresponding to missing blocks of data, and that the apparatus responds to forced EOB codes as if they are normally occurring EOB codes.

Generally the circuitry of FIGURE 10 is arranged to decompress video data provided in MPEG-like hierarchical format. The video data provided by the multiplexer 274 of the priority deselector processor is applied to a buffer memory 300. This data is accessed by the decompression controller 302 wherein header data is extracted to program the controller 302. The variable length codewords corresponding to DCT coefficients are extracted and applied to a variable length decoder (VLD) 308 and the variable length codewords corresponding to motion vectors are applied to the variable length decoder (VLD) 306. The VLD 308 contains apparatus for performing variable length decoding, inverse run length decoding and inverse DPCM coding as appropriate under the control of the controller 302. Decoded data from the VLD 308 are applied to an inverse DCT circuit 310 which includes circuitry to inverse quantize the respective DCT coefficients and to convert the coefficients to a matrix of pixel data. The pixel data is then coupled to one output of an adder 312, the output of which is coupled to the video display ram 318 and buffer memories 314 and 316.

The VLD 308 includes circuitry to decode the variable length encoded motion vectors and to perform inverse DPCM coding of the motion vectors as appropriate under the control of the controller 302. Decoded motion vectors are applied to a motion compensated predictor 304. Responsive to the motion vectors the predictor accesses corresponding blocks of pixels stored in one (forward) or both (forward and backward) of the buffer memories 314 and 316. The predictor provides a block of data (from the one of the buffer memories) or an interpolated block of data (derived from respective blocks from both buffer memories) to a second input of the adder 312.

Decompression is performed as follows. If a field/frame of input video data is intraframe encoded there are no motion vectors and the decoded DCT coefficients correspond to blocks of pixel values. Thus for intraframe encoded data the predictor 304 applies a zero value to the adder 312 and the decoded DCT coefficients are passed unaltered by the adder 312, to the video display RAM where they are stored for readout according to normal raster scanning. The decoded pixel values are also stored in one of the buffer memories 314 and 316 for use in forming predicted image values for decoding motion compensated frames (B or P).

If a field/frame of input data corresponds to a forward motion compensated P field/frame, the decoded coefficients correspond to residues or differences between the present field/frame and the lastmost occurring I frame. The predictor 304 responsive to the decoded motion vectors accesses the corresponding block of I frame data stored in either buffer memory 314 or 316 and provides this block of data to the adder wherein respective blocks of residues provided by the inverse DCT circuit 310 are added to the corresponding block of pixel data provided by the predictor 304. The sums generated by the adder 312 correspond to the pixel values for the respective blocks of the P field/frame, which pixel values are applied to the display RAM 318 to update respective storage locations. In addition the pixel values provided by the adder 312 are stored in the one of buffer memories 314 and 316 not storing the I field/frame of pixel data utilized to generate the predicted pixel data.

For bidirectionally encoded (B) field/frame the operation is similar, except predicted values are accessed from the stored I and P pixel data stored in both buffer memories 314 and 316 depending upon whether the respective motion vectors are forward or backward vectors or both. The generated B field/frame pixel values are applied to update the display RAM 318, but are not stored in either of the buffer memories, as B field/frame data is not utilized for generating other fieldframes of picture data.

FIGURE 11 illustrates exemplary modem circuitry for both the transmitting and receiving ends of the system. HP and LP data from the forward error correction circuits 15 and 16 are applied to respective 64 QAM modulators 400 and 401. The modulator 400 provides an HP analog signal with a -6dB bandwidth of approximately 0.96 MHz. This signal is applied to a 1.5 MHz band pass filter 402 to eliminate high frequency harmonics, and then is applied to an analog signal summer 405. The modulator 401 provides an LP analog signal with a -6dB bandwidth of approximately 3.84 MHz. This signal is applied to a 6 MHz band pass filter 404 to eliminate high frequency harmonics, and then is applied to an attenuator 406. The attenuator 406 reduces the amplitude of the LP analog signal by approximately 9dB relative to the HP analog signal. The attenuated LP signal is then coupled to the analog signal summer 405, wherein it is summed with the analog HP signal to produce a signal with a frequency spectrum similar to the signal spectrum shown in FIGURE 1. The combined signal is applied to a mixer 407 wherein it is multiplied by an RF carrier to frequency translate the combined signal to a frequency band that comports with a standard TV transmission channel. The translated signal is then applied to a band pass filter 408, which tailors the spectral characteristics of the frequency translated signal to fit within the standard channel.

At the receiver, the transmitted signal is detected by a tuner/IF circuit 410 of conventional design, and applied to a PLL circuit 413 and an analog-to-digital converter (ADC) 412. The digitized signal is coupled to respective 64 QAM demodulators 414 and 415. The demodulators 414 and 415 include band pass filters at their
respective input connections to band limit the spectrum of the signals to be processed thereby to conform to the nominal signal spectrum of the HP and LP signals. The demodulators 414 and 415 are of conventional QAM demodulator design and are responsive to clock signals provided by the PLL circuit 413. The PLL 413 develops the requisite clock signals via phase locking a signal developed by a voltage controlled oscillator to one of the two carriers attendant the QAM signals.

The invention has been described in terms of an MPEG like signal however it should be appreciated that it is amenable to processing signals compressed in other formats and by other transforms. The only requirement on the type of compression is that it provide data that can be prioritized in hierarchical levels, as for example sub band or pyramid transforms.

Claims

1. Encoding apparatus for encoding video signal occurring, at least in part, as a succession of groups of data (e.g. slices), wherein each group includes a plurality of subgroups (e.g. blocks) of interdependent coded data representing a contiguous area of an image, said apparatus characterised by:
   a source (5) of video signal data;
   a video data compression circuit (10, Fig. 1) including apparatus for generating spatial-to-frequency domain transform coefficients (109, Fig. 3), said compression circuit selectively, performing interframe and intraframe compression;
   a quantizer (109, Fig. 3) for quantizing said transform coefficients as a function compressed data;
   a variable-length-codeword encoder (110, Fig. 3) for performing variable length coding with respect to quantized said transform coefficients;
   a variable-length codeword to fixed-length-codeword converter (201, Fig. 7) for providing fixed length codewords from said variable-length-codeword encoder;
   a transport processor (12, Fig. 1) including:
     control and buffer circuitry (218, 208, Fig. 7) responsive to said encoded video signal data, for dividing the encoded video data into segments of substantially equal amounts of data, respective segments representing encoded video data to be included in respective transport blocks, respective segments including video data from one or more of said groups;
     a header generator (208, 218, Fig. 7) for generating transport headers including information to identify segments of data in respective transport blocks, information identifying the presence of data re-entry points including information indicating whether data susceptible to the start of decoding is located within said respective transport blocks, and a priority flag indicating a priority of said segment of data;
   a multiplexer (209), cooperating with said header generator and said control and buffer circuitry, for multiplexing respective transport headers with corresponding segments to form transport blocks, with respective transport headers located in a predetermined location in respective transport blocks to form a packet signal; and a serial connection of an interleaver and an error encoder (FEC 15) for processing said packet signal, said error encoder generating error check codes over portions of said packet signal, and appending said error check codes to corresponding portions and said interleaver interleaving blocks of the packet signal.

2. The apparatus set forth in claim 1, characterised in that: said header generator (208, 218) generates and includes in said transport headers, information for detecting packet errors in at least a portion of said transport headers.

3. Receiving apparatus for processing encoded video signal of the type provided by encoding as described in claim 1 and conveyed in transport blocks, said transport blocks including transport headers, apparatus characterised by:
   a source (20) of said signal;
   a serial connection of a de-interleaver and an error detector/corrector (FEC 21 Fig. 1, 250 Fig. 8) coupled to said source, said error detector/ corrector processing said signal and responsive to error check codes contained in the signal, correcting correctable errors and providing error indications for portions of signal containing uncorrectable errors, and said de-interleaver deinterleaving blocks of received signal;
   a buffer memory (270, 300);
   demultiplexing circuitry (252, 253, 256, 257), coupled to said error detector/corrector for providing selective transport block data by, separating transport headers and encoded video payloads from respective transport blocks and providing said encoded video payloads included within said respective transport blocks exclusive of said separated transport block headers to said buffer memory (270, 300), and determining data re-entry points from said separated header data.
a video decompressor (27 Fig. 1) coupled to said buffer memory and including a variable length decoder (308) and inverse transform apparatus (310) for converting frequency domain coefficients to spatial coefficients said decompressor providing error concealment responsive to said error indications, and a processor (302, 318) for generating from said spatial coefficients, a signal for display.

4. The apparatus set forth in claim 3, characterised in that: at least a portion of the first transport header is Hamming code protected and the demultiplexing circuitry includes Hamming code error correction circuitry (252).

5. The apparatus set forth in claim 3, characterised in that: the signal processed by the apparatus includes transport blocks of different signal types (e.g. video, audio etc.) and said demultiplexing circuitry includes means (253) responsive to said transport headers for parsing the transport blocks of different signal types into respective signal paths.

6. The apparatus set forth in claim 3, characterised in that: the encoded video signal includes a sequence of transport blocks which have undergone forward error correction processing and forward error correction codes are appended thereto, and said receiving apparatus includes forward error processing circuitry (21), responsive to said forward error correction codes, for correcting at least a portion of errors included in conveying the encoded video signal data.

7. The apparatus set forth in claim 3 or 5, characterised in that: the encoded video data is conveyed in part in high and low priority channels of transport blocks of interdependent video data, with respective groups of data being conveyed in part in the low priority channel and in part in the high priority channel; and means (275), responsive to separated transport headers, for excising video data from error free transport blocks, including means (271, 277) for excising groups of error free video data in the low priority corresponding to groups of data in the high priority channel which have been excised/lost.

Patentansprüche

1. Codiergerät zum Codieren eines Videosignals, das zumindest in Teilen als Folge von Datengruppen (z. B. Slices) erscheint, worin jede Gruppe eine Mehrzahl von Untergruppen (z.B. Blöcke) voneinander abhängiger codierter Daten enthält, die einen zusammenhängenden Bereich eines Bildes darstellen, wobei das Gerät gekennzeichnet ist durch:

   eine Quelle (5) für Videosignaldaten;
eine Videodaten-Kompressionsschaltung (10, Fig. 1), die eine Einrichtung zum Erzeugen von Koeffizienten einer aus der Raumfunktionsebene in die Frequenzfunktionsebene überführten Transformierten enthält (109, Fig. 3) und wahlweise Intervollbild- und Intravollbild-Kompression durchführt;
einen Quantisierer (109, Fig. 3) zur Quantisierung der Transformierten-Koeffizienten als Funktion komprimierter Daten;
einen längenvariablen Codewörter erzeugenden Codierer (110, Fig. 3) zur Durchführung einer längenvariablen Codierung hinsichtlich der quantisierten Transformierten-Koeffizienten;
einen Längenvariabel-Längenfest-Codewortkonverter (201, Fig. 7) zur Bildung von Codewörtern fester Länge aus längenvariablen Codewörtern;
einen Transportprozessor (12, Fig. 1), enthaltend:
eine Steuer- und Pufferschaltung (218, 208, Fig. 7), die auf die codierten Videosignaldaten anspricht, um die codierten Videosignaldaten in Segmente von im wesentlichen gleicher Datenmenge zu unterteilen, wobei jeweilige Segmente codierte Videodaten darstellen, die in jeweiligen Transportblöcke einzufügen sind, und jeweilige Segmente Videodaten aus einer oder mehreren Gruppen enthalten;
einen Datenkopf-Generator (208, 218, Fig. 7) zum Erzeugen von Transportköpfen enthaltend Informationen zum Identifizieren von Daten-Segmenten in jeweiligen Transportblöcken, Information zum Identifizieren des Vorhandenseins von Datenwiedereintrittspunkten einschließlich Information darüber, ob sich innerhalb der jeweiligen Transportblöcke Daten befinden, die dem Beginn einer Decodierung zugänglich sind, und ein Prioritätenskennzeichen, das eine Priorität des Daten-Segmentes anzeigt;
einen Multiplexer (209), der mit dem Datenkopf-Generator und der Steuer- und Pufferschaltung zusammenwirkt, um einzelne Transportköpfe mit entsprechenden Segmenten für die Bildung von Transportblöcken zu multiplexieren, wobei die jeweiligen Transportköpfe an einer vorbestimmten Stelle in den jeweiligen Transportblöcken liegen, zur Bildung eines Paketsignals; eine Hinterainschaltung eines Verschalters und eines Fehlercodierers (FEC 15) zum Verarbeiten des Paketsignals, wobei der Fehlercodierer Fehlerprüfcodes über Teile des Paketsignals erzeugt.
und die Fehlerprüfcodes an entsprechende Teile anhängt und der Verschachtelte Block des Paketsignals verschatzelt.

2. Gerät nach Anspruch 1 dadurch gekennzeichnet, daß der Datenkopf-Generator (206, 218) Information zur Erfassung von Paketfehlern in mindestens einem Teil der Transportköpfe erzeugt und in den Transportköpfen aufnimmt.

3. Empfangsgerät zum Verarbeiten eines codierten Videosignals des durch Codierung nach Anspruch 1 gelieferten und in Transportblöcken übertragenen Typs, wobei die Transportblöcke Transportköpfe enthalten, gekennzeichnet durch:

   eine Quelle (20) für das genannte Signal;
   eine mit der Quelle gekoppelte Hintereinanderschaltung eines Entschachetlers und einer Fehlererkennend- und -korrigierenden Einrichtung (FEC 21 Fig. 1, 250 Fig. 8), wobei die Fehlererkennende und -korrigierende Einrichtung das genannte Signal verarbeitet und auf dem Signal enthaltene Fehlerprüfcodes anspricht, korrigierbare Fehler korrigiert und Fehleranzeigen für Teile des Signals liefert, die unkorrigierbare Fehler enthalten, und wobei der Entschachelter Block des empfangenen Signals entschachtelt,
   einen Pufferspeicher (270, 300);
   eine demultiplexende Schaltungsanordnung (252, 253, 256, 257), die mit der fehlererkennenden und -korrigierenden Einrichtung gekoppelt ist, um selektive Transportblockdaten durch Trennen von Transportköpfen und codierten Videonutzanteilen aus einzelnen Transportblöcken zu liefern und die innerhalb der jeweiligen Transportblöcke enthaltenen codierten Videonutzanteile unter Ausschluß der getrennten Transportblockköpfe an den Pufferspeicher (270, 300) zu liefern und aus den getrennten Kopfdaten Datenwiedereintrittspunkte zu bestimmen;
   einen Video-Dekompressor (27 Fig. 1), der mit dem Pufferspeicher gekoppelt ist und einen Decoder (308) für längenvariable Codes und eine invers transformierende Einrichtung (310) zum Umwandeln von Koeffizienten der Frequenzfunktionsebene in Raumfunktionskoefzienten enthält und eine Fehlerschleierung in Ansprache auf die Fehleranzeigen erbringt, und
   einen Prozessor (302, 318) zum Erzeugen eines zur Wiedergabe aussehenen Signals aus den Raumfunktionskoefzienten.

4. Gerät nach Anspruch 3, dadurch gekennzeichnet, daß zumindest ein Teil des ersten Transportkopfes

Hammingcodeschutz hat und daß die demultiplexende Schaltungsanordnung eine Hammingcodefehlerrkorrekturschaltung (252) enthält.

5. Gerät nach Anspruch 3, dadurch gekennzeichnet, daß das von ihm verarbeitete Signal Transportblöcke unterschiedlicher Signaltypen (z.B. Video, Audio, usw.) enthält und daß die demultiplexende Schaltungsanordnung eine Einrichtung (253) enthält, die auf die Transportköpfe anspricht, um Transportblöcke unterschiedlicher Signaltypen jeweils zugeordneten Signalwegen zuzuweisen.

6. Gerät nach Anspruch 3, dadurch gekennzeichnet, daß das codierte Videosignal eine Folge von Transportblöcken enthält, die eine Behandlung zur Vorwärts-Fehlerkorrektur erfahren haben und denen Vorwärts-Fehlerkorrekturcodes angehängt sind, und daß das Empfangsgerät eine Vorwärtsfehlerverarbeitungsschaltung (21) enthält, die auf Vorwärts-Fehlerkorrekturcodes anspricht, um zumindest einen Teil von Fehlern zu korrigieren, die beim Übertreffen der codierten Videosignaldaten aufgenommen worden sind.


Reivendations

1. Dispositif de codage pour coder une occurrence de signal vidéo, au moins en partie, comme une succession de groupes de données (par exemple, des tranches), dans lequel chaque groupe comprend une pluralité de sous-groupes (par exemple, des blocs) de données codées de façon interdépendante représentant une surface contigüe d'une image, ledit dispositif étant caractérisé par :

   une source (5) de données de signal vidéo ;
   un circuit de compression de données vidéo (10, figure 1) incluant un dispositif pour générer des coefficients de transformée du domaine spatial au domaine fréquence (109, figure 3),
ledit circuit de compression réalisant de façon sélective une compression interlame et intraimage ;

un quantificateur (109, figure 3) pour quantifier lesdits coefficients de transformée comme une fonction de données comprimées ;

un codage de mode code à longueur variable (110, figure 3) pour exécuter un codage à longueur variable par rapport auxdits coefficients de transformées quantifiés ;

un convertisseur de mot de code à longueur variable de mot code à longueur fixe (201, figure 7) pour fournir des mots de code à longueur fixe à partir dudit codeur de mot de code à longueur variable ;

un processeur d'acheminement (12, figure 1) comprenant :

une ciruité de commande et de tampon (218, 208, figure 7) répondant auxdits données codées de signal vidéo pour diviser les données vidéo codées en segments de quantités sensiblement égales de données, les segments respectifs représentant les données vidéo codées à inclure dans des blocs d'acheminement respectifs, les segments respectifs comprenant des données vidéo issues d'un ou de plusieurs desdits groupes ;

un générateur d'en-têtes (208, 218, figure 7) pour générer des en-têtes d'acheminement incluant une information afin d'identifier des segments de données dans des blocs d'acheminement respectifs, l'information identifiant la présence de points de retour de données incluant une information indiquant si des données sensibles au départ du décodage se trouvent à l'intérieur desdits blocs d'acheminement respectifs, et un drapeau de priorité indiquant une priorité dudit segment de données ;

un multiplexeur (209), coopérant avec ledit générateur d'en-tête et lesdits circuits de commande et de tampon pour multiplexer des en-têtes d'acheminement respectifs avec des segments correspondants pour former des blocs d'acheminement, les en-têtes d'acheminement respectifs étant placés dans une position prédéterminée dans des blocs d'acheminement respectifs pour former un signal de paquet ; et

une connexion en série d'un dispositif d'imbrication et d'un detecteur/correcteur d'erreur (FEC 21 figure 1, 250 figure 8) coupé à ladite source, ledit detecteur/correcteur d'erreur traitant ludit signal et répondant aux codes de contrôle d'erreur contenus dans le signal, corrigeant les erreurs pouvant être corrigées et fournissant des indications d'erreur pour les parties du signal contenant des erreurs ne pouvant pas être corrigées, et ledit dispositif de suppression d'imbrication désentrelaçant les blocs du signal reçu ;

une mémoire tampon (270, 300) ;

une ciruité de démultiplexage (252, 253, 256, 257), coupée audit detecteur/correcteur d'erreur pour fournir des données sélectives de bloc d'acheminement en séparant les en-têtes d'acheminement et les données utiles vidéo codées des blocs d'acheminement respectifs et fournir lesdites données utiles vidéo codées incluses à l'intérieur desdits blocs d'acheminement respectifs à l'exclusion desdites en-têtes de bloc d'acheminement séparés à ladite mémoire tampon (270, 300), et déterminer des points de retour de données issues desdites données d'en-tête séparées ;

un décompresseur vidéo (27 figure 1) coupé à ladite mémoire tampon et incluant un décodeur à longueur variable (308) et un dispositif de transformée inverse (310) pour convertir des coefficients du domaine des fréquences en coefficients spatiaux, ledit décompresseur fournissant un masquage d'erreur en réponse auxdites indications d'erreur ; et un processeur (302, 318) pour générer à partir desdits coefficients spatiaux, un signal à afficher.

4. Dispositif selon la revendication 3, caractérisé en ce qu'au moins une partie du premier en-tête
d'acheminement est protégé par code de Hamming et le circuit de démultiplexage comprend des circuits de correction d'erreur par code de Hamming (252).

5. Dispositif selon la revendication 3, caractérisé en ce que le signal traité par le dispositif comprend des blocs d'acheminement de types de signaux différents (par exemple, vidéo, audio, etc.) et lesdits circuit de démultiplexage comprennent des moyens (253) répondant auxdits en-têtes d'acheminement pour faire passer les blocs d'acheminement des différents types de signaux dans les trajets des signaux respectifs.

6. Dispositif selon la revendication 3, caractérisé en ce que le signal vidéo codé comprend une séquence de blocs d'acheminement qui ont subi un traitement de correction d'erreur sans voie de retour et des codes de correction d'erreur sans voie de retour. Leur sont adjoints, et le dispositif de réception comprend une circuiterie de traitement d'erreur sans voie de retour (21). Rédant auxdits codes de correction d'erreur sans voie de retour pour corriger au moins une partie des erreurs incluses dans l'acheminment des données codées de signaux vidéo.

7. Dispositif selon la revendication 3 ou 5, caractérisé en ce que les données vidéo codées sont acheminées en partie dans des canaux de haute et de basse priorité des blocs d'acheminement des données vidéo interdépendantes, des groupes de données respectifs étant acheminés en partie dans le canal de basse priorité et en partie dans le canal de haute priorité, et des moyens (275), répondant aux en-têtes d'acheminement séparés pour éliminer les données vidéo des blocs d'acheminement dépourvus d'erreur, incluant des moyens (271, 277) pour éliminer des groupes de données dépourvus d'erreur du canal de basse priorité correspondant aux groupes de données du canal de haute priorité qui ont été éliminés/perdus.
FIG. 3A

FIG. 2
FIG. 5A
**FIG. 10**

```
+-----------------+      +-----------------+      +-----------------+
|                 |      | VIDEO OUT        |      | VIDEO DISPLAY   |
|                 |      | RAM              |      | RAM             |
|                 |      +-----------------+      +-----------------+
|                  |      | 310              |      | VIDEO DISPLAY   |
|                  |      +-----------------+      +-----------------+
|                  |      | INVERSE DCT      |      | RAM             |
|                  |      +-----------------+      +-----------------+
|                  |        +-----------------+      | 318 |
|                  |        +-----------------+      +-----------------+
|                  |        | 312              |      | VIDEO DISPLAY   |
|                  |        +-----------------+      | RAM |
|                  |        +-----------------+      +-----------------+
|                  |        | 314              |      | RAM             |
|                  |        +-----------------+      +-----------------+
|                  |        | BUFFER MEMORY BM1|      | RAM             |
|                  |        +-----------------+      +-----------------+
|                  |        | BUFFER MEMORY BM1|      | RAM             |
|                  |        +-----------------+      +-----------------+
|                  |        | 316              |      | RAM             |
|                  |        +-----------------+      +-----------------+
|                  |        | SYSTEM CONTROLLER|      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | ERROR DATA       |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | DECOMP CONTROL   |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | ERROR DATA       |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | VIDEO MEMORY     |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | BUFFER MEMORY    |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | CB               |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | VIDEO DATA       |      | USER INPUT      |
|                  |        +-----------------+      +-----------------+
|                  |        | VIDEO DATA       |      | USER INPUT      |
```

**FIG. 8**

```
+-----------------+      +-----------------+      +-----------------+
|                 |      | FCS ERROR DETECT|      | TRANSPORT HEADER|
|                 |      +-----------------+      INFO.             |
|                 |      +-----------------+      +-----------------+
|                  |      | DELAY            |      | ERROR DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | MUX              |      | VIDEO DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | ST DETECT        |      | VIDEO DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 250              |      | ERROR DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 251              |      | VIDEO DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 252              |      | ERROR DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 253              |      | VIDEO DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 254              |      | ERROR DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 255              |      | VIDEO DATA      |
|                  |      +-----------------+      +-----------------+
|                  |      | 256              |      | VIDEO DATA      |
```