EUROPEAN PATENT SPECIFICATION

Date of publication of patent specification: 21.06.95 Bulletin 95/25

Int. Cl.®: G11C 7/00, G11C 11/409

Application number: 90108106.7

Date of filing: 27.04.90

Semiconductor memory device having low noise bit line structure.

Priority: 28.04.89 JP 111048/89

Date of publication of application: 31.10.90 Bulletin 90/44

Publication of the grant of the patent: 21.06.95 Bulletin 95/25

Designated Contracting States: DE FR GB

References cited:

References cited:

Proprietor: NEC CORPORATION
7-1, Shiba 5-chome
Minato-ku
Tokyo (JP)

Inventor: Segawa, Machio
c/o NEC Corporation,
7-1, Shiba 5-chome, Minato-ku
Tokyo (JP)

Representative: Glawe, Delfs, Moll & Partner
Patentanwälte
Postfach 26 01 62
D-80058 München (DE)

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).
Description

BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor memory device, and more particularly to a dynamic type semiconductor information storage device which employs dynamic memory cells.

In a semiconductor memory device a large number of memory cells are arranged in a matrix form of rows and columns, and a word line and a digit line pair are arranged for each row and column, respectively. A sense amplifier is connected to each pair of bit lines. The memory cell that is connected to a selected word line gives a minute differential signal to the bit line pair connected thereto, and the minute differential signal is amplified by the sense amplifier that is connected to the digit line pair. Thus, the digit line on the high potential side is charged to a power source potential (Vcc) and the digit line on the low potential side is discharged to the ground potential.

Along with the recent progress in the information storage capacity of the semiconductor memory device, the memory cell is miniaturized and the digit lines are adjacently disposed with a small distance therebetween. As a result, the capacitive coupling between the adjacent digit lines is becoming large while the read-out voltage to the digit line is becoming small due to the miniaturization of the memory cell. Accordingly, the respective digit lines are mutually influenced from the changes in the potential due to the amplification by the sense amplifiers of the adjacent digit lines, so that the noise-signal ratio is becoming deteriorated and the read-out margin is becoming decreased.

In order to resolve the above-mentioned problems the so-called twisted digit line structure is proposed, for example, in U.S. Patent No. 3,942,164. In accordance with this technique, the pair of digit lines of one column mutually interchange their locations at the midpoint of the length of these digit lines, and the pair of digit lines of another column adjacent to the above one column mutually interchange their locations at the point of one quarter and again at the point of three quarters of their length. According to such structure of the digit lines, between the digit lines of the adjacent columns, the coupling capacitance between one digit line and one adjacent digit line to be charged and, the coupling capacitance between the one digit line and another adjacent digit line to be discharged have substantially equal capacitance values. For this reason, noises to the one pair of digit lines from the adjacent pairs of digit lines caused by the amplifying operation are canceled each other. However, the parasitic capacitance between the digit lines in the same digit line pair for each column still has a large value so that at the time of amplifying the minute signal read out on each pair of digit lines the capacitance between the digit lines acts to reduce the output of the differential sense amplifier.

Hence, the increase in the capacitance between the digit lines of each pair reduces the speed of the sensing operation and reduces the operational margin, which has been a big obstacle to the effort of increasing the operating speed.

SUMMARY OF THE INVENTION

It is an object of the present invention to provide a semiconductor memory device which enables to prevent the occurrence of malfunctions through reduction of the parasitic capacitance between the digit lines.

It is another object of the present invention to provide a semiconductor memory device which enables a low-noise and highly sensitive read-out operation.

The above objects are achieved by a device as defined in Claim 1.

According to the present invention, one of a pair of digit lines is formed as the first conductor layer and the other digit line is formed as the second conductor layer formed on an insulator film over the first conductor layer, and therefore, adjacent digit lines are formed on layers which are mutually different (namely, the first conductor layer and the second conductor layer) and there is necessarily interposed the insulator film between the digit lines. Thus, the effective separation distance between the digit lines is enlarged compared to the conventional case. As a result, the effectively coupling capacitance between the adjacent digit lines can be reduced and the signal coupling between each pair of digit lines can be suppressed.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and further objects, features and advantages of the present invention will become more apparent from the following detailed description taken in conjunction with the accompanying drawings, wherein:

FIG. 1 is a block diagram showing a specific construction of the cell array for the conventional dynamic memory device;
FIG. 2 is a block diagram showing a memory array by the twisted digit line structure;
FIG. 3 is a plan view showing an example of memory array layout according to the twisted digit line structure in the prior art;
FIG. 4 is a diagram showing the cross section along the line A-A' in FIG. 3;
FIG. 5 is a schematic diagram showing the basic structure of the present invention;
FIG. 6 is a plan view showing the layout of memory array according to an embodiment of the present invention;
FIG. 7 is a sectional diagram along the line B-B'.
in FIG. 6;
FIG. 8 is a plan view showing a first fabrication step of the embodiment in FIG. 6;
FIG. 9 is a plan view showing a second fabrication step of the embodiment in FIG. 6; and
FIG. 10 is a sectional diagram containing the line B-B’ in FIG. 9.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 1 is a schematic diagram showing the basic structure of the semiconductor memory device according to the conventional layout of the memory array.

A large number of dynamic memory cells MC each having one transistor and one capacitor are arranged in a matrix form of rows and columns. Word lines WL1, WL2, ..., WLn are arranged for the respective rows and digit line pairs D1T, D1B; D2T, D2B; ... are arranged for the respective columns. Further, sense amplifiers SA1, SA2, ... are connected to the respective columns of digit line pairs. Each sense amplifier amplifies the signal difference in the digit line pair connected thereto, and the potential of the digit line on the high potential side is charged to a power source potential (Vcc) while that of the digit line on the low potential side is discharged to the ground potential.

In the case of realizing a high density semiconductor memory device there are formed parasitic capacitances C1 and C2 between the adjacent digit lines. Because of this, when all of the digit lines are formed in parallel with each other, they are subject to the influence of the states of the adjacent digit lines. For example, when the voltage of the digit line D1B changes, the digit line D2T adjacent to the digit line D1B changes its potential through the coupling capacitance C1 under the influence of the digit line D1B. Therefore, when a signal voltage is applied from the memory cell to the digit line D2T, there will be obtained a voltage which is different from the prescribed signal voltage. Then, the size relation between the voltage of the digit line D2T and the voltage of the digit line D2B which forms a digit line pair with the digit line D2T may become different from what was originally intended. As a result, the sense amplifier SA2 may erroneously carry out a differential amplification which is the opposite to what was originally intended.

For example, when a low level signal is read out from the digit line D2T and a high level signal is read out from the digit line D1B, and they are to be amplified to the ground potential and a power source potential Vcc, respectively, mutually opposing influences are given to the digit line D2T and the digit line D1B via the parasitic capacitance C1. Thus, the operating margin of the device is decreased.

FIG. 2 is a diagram showing a memory array with the so-called twisted digit line structure that will resolve the aforementioned disadvantages. The structure is described in detail in the U.S. Patent No. 3,942,164.

As shown in FIG. 2, according to the structure explained above, pairs of digit lines such as (D1B, D1T), (D3B, D3T) connected to sense amplifiers such as SA1, SA2 are interchanged their locations at the points of one-half of their total length. Pairs of digit lines such as (D2T, D2B), (D4T, D4B) connected respectively to sense amplifiers such as SA2, SA4 are interchanged their locations at the points of one quarter as well as at the points of three quarters of the total length of the digit lines. With the above arrangement, the two digit lines connected to the same sense amplifier have totally equal lengths with respect to other adjacent digit lines, so that they have equal parasitic capacitances. Accordingly, the influences of other digit lines on a pair of digit lines are canceled and the affliction of the voltage between pairs of digit lines is remarkably lowered, and the malfunctions can be avoided.

For example, when the digit line D2T is considered, it is coupled with the digit lines D1B and D1T that are connected to the sense amplifier SA1 via the parasitic capacitances C11 and C14 respectively. On the other hand, the digit line D2T is coupled with the digit lines D3T and D3B that are connected to the sense amplifier SA3 via the parasitic capacitances C12 and C13. The parasitic capacitances C11 and C14 have substantially equal values as may clearly be understood from their respective physical arrangements, and the parasitic capacitances C12 and C13 also have substantially equal values for the same reason. Now, the digit lines D1T and D1B and the digit lines D3T and D3B undergo potential changes that are opposite with each other. Accordingly, the influences of the adjacent digit line pairs to the digit line D2T cancel each other. However, the parasitic capacitance C2 between the digit line pair is not diminished at all.

FIG. 3 is a plan view showing the prior art memory device in which the above-mentioned art is realized.

In memory cell regions A, B and the like are laid out a plurality of memory cells, and each memory cell is connected to a pair of digit lines that are connected to one of sense amplifier among a plurality of sense amplifiers (not shown).

In each of the memory cell regions A and B isolated by a crossing region IT, digit lines are arranged in the mutually parallel state, and a crossing region IT is provided between the memory cell regions and the locations of a pair of digit lines are interchanged in the crossing region. For example, the digit line D1T and the digit line D1B have opposite configurations in the memory cell region A and the memory cell region B. In the memory cell region A, the digit lines D1T and D1B are arranged in parallel by aluminum wirings 14...
and 15, respectively, that are formed on the same level. In the crossing region IT, the wiring 14 changes its location to the lower lane and the wiring 15 is connected in the crossing region to the wiring in the upper lane of the memory cell region B via contacts 18 and 19 by way of a crossing wiring 17 that crosses the wiring 14 via an insulator film (not shown). Note that the wiring 16 is on the same level as that of the wirings 14 and 15.

The structure of two memory cells formed adjacent along the line A-A' in FIG. 3 is shown in FIG. 4. In an active region surrounded by a field insulator film 21 on a P type semiconductor substrate 1, there are formed an N type region 11 and an N type lead-out region 12 as lower capacitor electrodes. Over the active region, an upper capacitor electrode is formed by a polysilicon layer 10a via a thin gate insulator film 22. Polysilicon word lines WL12 and WL13 located in a window 20 of the polysilicon layer 10a formed on the insulator film 22 serve as the gates of the respective cell transistors. Polysilicon word lines WL11 and WL14 connected to the other cell are extending above the polysilicon layer 10a via an insulator film 23. The conductor 14 as a digit line is connected to the region 12.

As explained above, the digit lines D1T and D1B are both formed as the first conductor layers 14, 15 and 16, 14, and are arranged in parallel. In the crossing zone IT, there is formed a second conductor layer 17 in the first conductor layer via an internal insulator film. In the crossing zone IT, the digit line D1T is formed in the first conductor layer 17 bent in the form of a crank. On the other hand, the digit line D1B is connected to the wiring 17 formed in the second conductor layer crossing over the digit line D1T via contacts 18 and 19. In this way, the positions of the digit lines D1T and D1B on the plane in the memory cell region A in the reversed relation to the locations of the digit lines D1T and D1B on the plane in the memory cell region B.

However, in spite of the fact that in the prior art memory device described in FIG. 3 above, the influences of the potential change from the adjacent digit line pairs can be canceled, it is not possible to reduce the parasitic capacitance (C2) between the digit lines in each digit line pair, which remains as an obstacle to the effort for improving the sensitivity and the speed of the read-out.

Next, referring to FIG. 5, the basic constitution of the present invention will be described.

Each of the digit lines has a total length of x, and the odd-numbered digit line pairs (D1T, D1B; D3T, D3B; ...) interchange the locations of the digit lines within the respective pair at the positions with distance x/2 from the respective ends of the digit lines while the even-numbered digit line pairs (D2T, D2B; D4T, D4B; ...) interchange the locations of the digit lines within the respective pair at the positions with distance x/4 as well as at the positions with distance 3x/4. One set of the digit lines (D1B, D3B, ...) of the odd-numbered digit line pairs are formed over the length of up to x/2 by the wirings L12 formed as the first conductor layers, and formed over the length from x/2 to x in addition to the location interchange, by the wirings L13 formed as the second conductor layers isolated from the first conductor layers via the respective isolator films. Further, the other set of digit lines (D1T, D3T, ...) are formed over the length of x/2 by the wirings L11 of the second conductor layers, and over the length from x/2 to x formed as the wirings L14 of the first conductor layers.

One set of the digit lines (D2T, D4T, ...) of the even-numbered digit line pairs are formed over the length up to the length of x/4 and over the portions with length from x/4 to x as the wirings for the first conductor layers L24 and L26, respectively, and the portions with length from x/4 to x/2 are formed as wirings L22 for the second conductor layers. In this way, in each of the digit lines, the wiring portion of the first conductor layer and the wiring portion of the second conductor layer have respectively the length of x/2, and have substantially equal wiring capacitances. Further, the adjacent wirings are formed on mutually different layers so that the effective separation distance between the each adjacent digit lines becomes large and the parasitic capacitance between the digit lines can be made small.

Next, referring to FIG. 4 to FIG. 9, an embodiment of the present invention will be described. In connection with this it should be mentioned that the portions that correspond to the previous drawings will be given identical or similar reference symbols and detailed description will be omitted.

FIG. 6 is a plan view showing a plan view of the semiconductor memory device according to the embodiment of the present invention taken in the vicinity of x/2 in FIG. 5, and FIG. 7 is a sectional view of the device containing the line B-B' in FIG. 6. It should be mentioned that the sectional view of the device containing the line A-A' is similar to that shown in FIG. 4.

In a semiconductor substrate 1, there are provided a plurality of memory cell regions A, B and the like and between the memory cell regions there are provided crossing regions IT for digit lines. In each memory cell region, there are arranged a plurality of memory cells, and each memory cell is connected to digit lines D1T, D1B; D2T, D2B; D3T, D3B and the like that are connected to the corresponding sense amplifier (not shown).

On the semiconductor substrate 1, first conductor layers L12, L14 and L22 are formed by aluminum or the like via an insulator film 41. Then, on these first conductor layers second conductor layers L11, L13 and L21 are formed by aluminum or the like via an internal insulator film 42 formed all over the surface.

In the memory cell region A, the digit lines D1B,
D2B, D3B and the like are formed by the first conductor layers L12 and L22, and the digit lines D1T, D2T, D3T and the like are formed by the second conductor layers L11 and L21. Further, in the memory cell region B that is adjacent to the memory cell region A via the crossing region IT, the digit line D1T, D2B, and the like are formed by the first conductor layers L14 and L22, and the digit lines D1B, D2T, D3B and the like are formed by the second conductor layers L13 and L21. The digit lines D1T, D3T and the like that extend to the crossing region IT from the second conductor layer L11 in the memory cell region A are connected to the digit lines D1T, D3T and the like that are bent in L shape by extending to the crossing region IT from the first conductor layer L14 in the memory cell region B via contacts 36.

Further, the digit lines D1B, D3B and the like that extend from the first conductor layer L12 in the memory cell region A are connected to the digit lines D1B, D3B and the like bent in crank via contacts 35. In this way, the digit lines D1B, D3B and the like are largely separated from the digit lines D1T, D3T and the like that form digit line pairs with the digit lines D1B, D3B and the like, in the crossing region IT.

It should be noted that the digit lines D2T and D2B do not cross in the crossing region IT, but they are formed crossing in other crossing region. Then, all of the digit lines cross the digit lines that are to form the respective digit line pairs for once or twice. Further, each digit line is formed so as to have equal lengths for the portion formed by the first conductor layer and the portion formed by the second conductor layer. Therefore, the respective capacitances of the digit lines D1T and D1B are made to have equal values.

Next, referring to FIG. 8 to FIG. 10, the principal fabrication steps of the embodiment shown in FIG. 5 will be described. FIG. 8 shows the state in which N type regions 11 as the lower electrodes for the capacitors of the memory cells and N type common source regions 12 for the transistors of the two adjacent memory cells are formed on a P type substrate, the common upper electrodes are formed by first polysilicon layers 10a and 10b on the substrate via an insulator film (corresponding to 21 and 22 in FIG. 4), and word lines WL11, WL12, WL13, ... are formed by second polysilicon layers. The word lines that are located in the openings 20 of the polysilicon layers 10a and 10b serve as gates of the cell transistors.

Next, as shown in FIG. 9 and FIG. 10, wirings L12, L14 and L22 by the first conductor layer of aluminum or the like are formed by the well-known patterning method after forming an insulator film 41 on the surface of the substrate. These wirings L12, L14 and L22 are connected to the source regions 12 of the memory cells via contacts 50 as shown in the figure.

Then, after the formation of an internal insulator film 42, second conductor layers L11, L13 and L21 are formed to obtain the structure as shown in FIG. 6 and FIG. 7.

As described in the above, according to the present invention, adjacent digit lines are formed separately in the first conductor layers and the second conductor layers formed via the insulator films, so that the effective distance between the digit lines is made large in comparison to the conventional case. Therefore, the coupling capacitance between the digit lines can be made small. Because of this, there is obtained an effect that the change in the signal voltage of the digit lines can be reduced and, as a result, suppress the malfunctions of the sense amplifier.

Claims

1. A semiconductor memory device having memory cells (MC) arranged in a matrix form of rows and columns, word lines (WL1, WL2, ..., WLm) provided for the respective rows of the memory cells, digit line pairs (D1T, D1B), (D2T, D2B), (D3T, D3B), (D4T, D4B)) provided for the respective columns of the memory cells, and sense amplifiers (SA1, SA2, SA3, SA4) connected to the respective digit line pairs, said digit line pairs being divided alternately into a first group (D1T, D1B), (D3T, D3B) and a second group (D2T, D2B), (D4T, D4B), each of the digit line pairs of said first group having a first wiring (L12) and a second wiring (L14) that sequentially extend in a first longitudinal lane in a direction of the columns and a third wiring (L11) and a fourth wiring (L13) that sequentially extend in a second longitudinal lane parallel to said first longitudinal lane, said first and fourth wirings being electrically connected to constitute one digit line (D1B, D3B) of a digit line pair of said first group and said second and third wirings being electrically connected to constitute the other digit line (D1T, D3T) of said digit line pair of said first group, characterized in that said first and second wirings are formed as a first conductor layer and said third and fourth wirings are formed as a second conductor layer that is different in level from said first conductor layer.

2. A semiconductor memory device as claimed in claim 1, wherein said second group of digit line pairs has a fifth wiring (L24), a sixth wiring (L22) and a seventh wiring (L26) that sequentially extend in a third longitudinal lane parallel to said second longitudinal lane and an eighth wiring (L23), a ninth wiring (L21) and a tenth wiring (L25) that sequentially extend in a fourth longitudinal lane parallel to said third longitudinal lane, said fifth, ninth and seventh wirings being electrically connected to constitute one digit line (D2B, D4B) of a digit line pair of said second group, said eighth
sixth and tenth wirings being electrically connect-
ed to constitute the other digit line (D2T, D4T) of said
digit line pair of said second group, said fifth,
sixth and seventh wirings being formed as said
first conductor layer and said eighth, ninth and
tenth wirings being formed as said second con-
ductor layer.

3. A semiconductor memory device as claimed in
claim 2 wherein said first to fourth wirings have
respective lengths each substantially equal to x/2
where x is the length of each of said digit lines.

4. A semiconductor memory device as claimed in
claim 2 or 3, wherein said fifth, seventh, eighth
and tenth wirings have respective lengths each
substantially equal to x/4, and said sixth and ninth
wirings have lengths each substantially equal to
x/2 where x is the length of each of said digit lines.

Patentansprüche

1. Halbleiterspeicherdarstellung mit Speicherzellen
(MC), die in einer Matrixform in Reihen und Spal-
ten angeordnet sind, wobei für die jeweiligen Rei-
en der Speicherzellen Worteinleitungen (WL1,
WL2, ..., WLn) für die jeweiligen Spalten der
Speicherzellen, Zeichenleitungsspalte ((D1T,
D1B), (D2T, D2B); (D3T, D3B); (D4T, D4B)) vor-
gesehen sind und an die jeweiligen Zeichenleit-
tungsspalte Leseverstärker (SA1, SA2, SA3,
SA4) angeschlossen sind, wobei die Zeichenlei-
tungsspalte abwechselnd in eine erste Gruppe
(D1T, D1B), (D3T, D3B) und eine zweite Gruppe
(D2T, D2B), (D4T, D4B) unterteilt sind, wobei je-
des der Zeichenleitungsspalte der ersten Gruppe
einen ersten Leiterdraht (L12) und einen zweiten
Leiterdraht (L14), die sich nacheinander in einem
ersten Längsstreifen in Richtung der Spalten er-
strecken, und einen dritten Leiterdraht (L11) und
einen vierten Leiterdraht (L13) hat, die sich nach-
einander in einem zweiten Längsstreifen parallel
zum ersten Längsstreifen erstrecken, wobei die
ersten und vierten Leiterdrähte elektrisch so ge-
schaltet sind, daß sie eine Zeichenleitung (D1T,
D3B) eines Zeichenleiterpaars der ersten Grup-
pe und die zweiten und dritten Leiterdrähte elek-
trisch so geschaltet sind, daß sie die andere Zei-
chenleitung (D1T, D3T) des Zeichenleitungspa-
res der ersten Gruppe bilden,
dadurch gekennzeichnet, daß der erste und
zweite Leiterdraht als eine erste Leiterschicht
und der dritte und vierte Leiterdraht als eine zwei-
te Leiterschicht mit unterschiedlichem Niveau ge-
genüber der ersten Leiterschicht geformt sind.

2. Halbleiterspeicherdarstellung nach Anspruch 1,
wobei die zweite Gruppe Zeichenleitungsspalte
einen fünften Leiterdraht (L24), einen sechsten
Leiterdraht (L22) und einen siebten Leiterdraht
(L26), die sich nacheinander in einem dritten
Längsstreifen parallel zum zweiten Längsstrei-
fen erstrecken, und einen achten Leiterdraht
(L23), einen neunten Leiterdraht (L21) und einen
zehnten Leiterdraht (L25) hat, die sich in einem
vierten Längsstreifen parallel zu dem dritten
Längsstreifen erstrecken, wobei der fünfte,
neunte und siebte Leiterdraht elektrisch so ge-
schaltet sind, daß sie eine Zeichenleitung (D2B,
D4B) eines Zeichenleitungspaares der zweiten
Gruppe, der achte, sechste und zehnte Leiter-
draht elektrisch so geschaltet sind, daß sie die
andere Zeichenleitung (D2T, D4T) des Zeichen-
leitungspaares der zweiten Gruppe bilden, wobei
der fünfte, sechste und siebte Leiterdraht als die
erste Leiterschicht und der achte, neunte und
zehnte Leiterdraht als die zweite Leiterschicht
ausgebildet sind.

3. Halbleiterspeicherdarstellung nach Anspruch 2,
wobei die ersten bis vierten Leiterdrähte jeweilige
Längen haben, die jeweils im wesentlichen
gleich x/2 sind, wobei x gleich der Länge jeder der
Zeichenleitungen ist.

4. Halbleiterspeicherdarstellung nach Anspruch 2
oder 3, wobei die fünften, siebten, achten und
zehnten Leiterdrähte entsprechende Längen auf-
weisen, die jeweils im wesentlichen gleich x/4
sind und die sechsten und neunten Leiterdrähte
Längen aufweisen, die jeweils im wesentlichen
gleich x/2 sind, wobei x gleich der Länge jeder der
Zeichenleitungen ist.

Revendications

1. Dispositif de mémoire à semi-conducteurs
comportant des cellules de mémoire (MC)
dispé-
sées sous forme de matrice de lignes et de colon-
nes, des fils de mot (WL1, WL2, ... Win) prévus
pour les lignes respectives des cellules de mé-
moire, des paires de fils de chiffre ((D1T, D1B),
(D2T, D2B), (D3T, D3B), (D4T, D4B)) prévues
pour les colonnes respectives des cellules de mé-
moire, et des amplificateurs de détection (SA1,
SA2, SA3, SA4) connectés aux paires de fils de
chiffre respectives, lesdites paires de fils de chif-
fre étant divisées alternativement en un premier
groupe (D1T, D1B), (D2T, D2B), (D3T, D3B), (D4T, D4B)
prévues pour les colonnes respectives des cellules de mé-
moire, et des amplificateurs de détection (SA1,
SA2, SA3, SA4) connectés aux paires de fils de
chiffre dudit premier groupe comportant un premier câblage (L12) et un
deuxième câblage (L14) qui s’étendent séquentiellement dans un premier plan longitudinal dans
la direction des colonnes et un troisième câblage (L11) et un quatrième câblage (L13) qui s’étendent séquentiellement dans un deuxième plan longitudinal parallèle au premier plan longitudinal, lesdits premier et quatrième câblages étant connectés électriquement pour constituer un fil de chiffre (D1B, D3B) d’une paire de fils de chiffre dudit premier groupe, et lesdits deuxième et troisième câblages étant connectés électriquement pour constituer l’autre fil de chiffre (D1T, D3T) de ladite paire de fils de chiffre dudit premier groupe,

caractérisé en ce que lesdits premier et deuxième câblages sont formés en une première couche conductrice et lesdits troisième et quatrième câblages sont formés en une seconde couche conductrice qui est à un niveau différent de celui de ladite première couche conductrice.

2. Dispositif de mémoire à semiconducteurs selon la revendication 1, dans lequel ledit second groupe de paires de fils de chiffre comporte un cinquième câblage (L24), un sixième câblage (L22) et un septième câblage (L26) qui s’étendent séquentiellement dans un troisième plan longitudinal parallèle audit deuxième plan longitudinal, et un huitième câblage (L23), un neuvième câblage (L21) et un dixième câblage (L25) qui s’étendent séquentiellement dans un quatrième plan longitudinal parallèle au troisième plan longitudinal, lesdits cinquième, neuvième et septième câblages étant connectés électriquement pour constituer un fil de chiffre (D2B, D4B) d’une paire de fils de chiffre dudit second groupe, lesdits huitième, sixième et dixième câblages étant connectés électriquement pour constituer l’autre fil de chiffre (D2T, D4T) de ladite paire de fils de chiffre dudit second groupe, lesdits cinquième, sixième et septième câblages étant formés en ladite première couche conductrice et lesdits huitième, neuvième et dixième câblages étant formés en ladite seconde couche conductrice.

3. Dispositif de mémoire à semiconducteurs selon la revendication 2, dans lequel lesdits premier à quatrième câblages ont des longueurs respectives sensiblement égales chacune à x/2, où x est la longueur de chacun desdits fils de chiffre.

4. Dispositif de mémoire à semiconducteurs selon l’une quelconque des revendications 2 et 3, dans lequel lesdits cinquième, septième, huitième et dixième câblages ont des longueurs respectives sensiblement égales chacune à x/4, et lesdits sixième et neuvième câblages ont des longueurs sensiblement égales chacune à x/2, où x est la longueur de chacun desdits fils de chiffre.
Fig. 1 Prior Art

Fig. 2 Prior Art