EUROPEAN PATENT SPECIFICATION

Date of publication of patent specification: 16.06.93

Application number: 87905679.0

Date of filing: 25.08.87

International application number: PCT/US87/02128

International publication number: WO 88/01768 (10.03.88 88/06)

PRINT ENGINE DRIVE INTERFACE.

Priority: 25.08.86 US 900057

Date of publication of application:
28.06.89 Bulletin 89/26

Publication of the grant of the patent:
16.06.93 Bulletin 93/24

Designated Contracting States:
DE FR GB

References cited:
EP-A- 0 100 853
US-A- 4 031 519
US-A- 4 300 206


Proprietor: DIGITAL EQUIPMENT CORPORATION
146 Main Street
Maynard, MA 01754(US)

Inventor: LAI, Charles
355 Hosmer Street
Marlborough, MA 01752(US)

Representative: Goodman, Christopher et al
Eric Potter & Clarkson St. Mary’s Court St.
Mary’s Gate
Nottingham NG1 1LE (GB)

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European patent convention).
Description

Field of the Invention

This invention relates to printer engine drive units such as those adapted to transmit control signals to a print engine from a data processing system. In particular, it relates to a print engine drive interface unit for transmitting print command data from a dynamic memory to a print engine, and for refreshing the command data stored in the memory.

Background of the Invention

Much work has been done in the recent years regarding the development of high-speed, high-quality data processing printers. A considerable fraction of this work has gone into the development of laser-type print engines. These print engines have a specially adapted laser with a beam that can be rapidly turned on and off to generate a raster type scan line composed of pixels, or dots, across a photoconductive surface.

The adjacent scans of the laser beam are located within close proximity to each other so that when the surface is completely scanned a full, accurate depiction of the image to be produced is projected on the surface. A paper printout of the image may then be produced by conventional xerographic techniques.

The advantage of using a laser-type print engine is that the pixel density can be quite high. A laser-type print engine can produce 90,000 or more pixels per square inch of output image. This makes it possible to produce figures and characters of extremely high quality, equal to those produced by much slower conventional printers with typewriter type impacting keys. Another advantage laser printers have over conventional printers is that they are not limited to printing only the figures contained on the type keys. The laser beam may be used to form a raster image of almost any combination of pixels desired. This is a desirable feature to have on a printer when printing either a business or technical document that includes irregularly shaped figures such as graph lines or scientific symbols.

One problem with laser printing technology is that large amounts of print command data must be processed by the printing system at a very high rate of speed. This is because it is necessary for the printing system to almost simultaneously receive the output data from the processor to be printed, convert the data into pixel image form readable by the print engine, and transmit the pixel print commands in the appropriate sequence to the print engine so the laser will be activated at the appropriate times as its beam scans along the photoconductive surface.

Thus, it is necessary to provide a data controller that can properly sequence the flow of data from the main processor, convert it to print engine-readable pixel form, and transmit the pixel data to the print engine.

Currently, there are two approaches to data controller design. One approach uses a band buffer where a block of data is received by the controller, converted into pixel form, and stored in a buffer where it can be read by the print engine. A disadvantage of this system is the storage buffer is too small to store all of the pixel data necessary for some complex graph and symbol imagery. Thus, these controllers are of limited utility.

In US-A-4031519 there is described a printer in which a page of data relating to information to be printed may be stored, and subsequent minor modifications to the information for that page may be made for subsequent copies to be printed.

In IBM Technical Disclosure Bulletin, Vol 24, No 2, July 1981 "Extended Graphics Storage and Serialization for Non-Impact Printers", T L Anderson et al there is described a printer with two line buffers for storing data to be printed, one line buffer being filled, while the other line buffer is being emptied.

Alternatively, the data controller may have a full page bit memory system. These controllers are provided with at least one full page bit memory map that is representative of the data to be retrieved and for scanning by the print engine. Processing circuitry within the data controller analyzes the input from the main processor to determine if it is either format data, called font data, or actual image composition data.

An image generator circuit analyzes the composition data by referring to the font data, and produces a pixel representation of the image to be generated. The pixel output is loaded into the full page bit map memory. The print engine is able to access the full page bit map memory and reproduce on the photoconductive surface the image stored therein. This makes it possible to generate a full page of print output with graphs and other complex figures represented thereon.

Full page bit memory controllers can be rather slow devices because it has proved very difficult to transmit data to one position of the full page bit map and to send data from another section of the bit map at the same time. Also, some image generating systems do not transmit data to the bit map serially. With
these systems the engine bit map must be fully composed before it is ready to be accessed by the print engine. If only one bit map is provided, it is necessary to follow a pattern of first loading it with pixel data, and then having the print engine access it. This slows down the operation of both the image generator and the print engine since one must remain idle while the other has access to the bit map. Therefore, it is desirable to provide the data controller with at least two full page bit maps so one may be accessed by the image processor while the other is accessed by the print engine.

Another disadvantage of full page bit memory systems is that they have memory elements that usually need to be refreshed. This is because the typical full page bit memory is a dynamic memory, meaning that the electrical charges in it that represents the data tends to decay over time. This is a problem because data stored early within the print engine will decay and become unusable before it is accessed by the print engine. Also this decay makes it almost impossible for the print engine to repeatedly access a bit map thereon or so that multiple copies of the page represented thereon can be printed.

A need therefore exists for a means to control the print engine's access to the bit memory system. The print engine should have access to at least two full page bit map memories so it can have access to one while the image generator has access to the other. Also, there should be a means to access the full page maps so data stored therein is frequently refreshed so as to prevent it from decaying and becoming unreadable.

**Summary of the Invention**

The invention is defined in the single claim.

The invention comprises providing a print engine data interface circuit that can be selectively connected to one of a number of full page bit maps that provide the print engine with pixel data. The print engine data interface is designed to access one of the full page bit maps and serially transmit the pixel data contained therein to the print engine. Thus, when two full page bit maps are provided, it is possible to dedicate one of the full page bit maps to the print engine while the other is being loaded with data from the image processor. Both the image processor and the print engine can thus be operated at maximum efficiency in order to generate hard paper copies as fast as possible.

Also, the print engine of this invention is designed to frequently refresh the data stored in the full page bit map it has access to. This keeps the data within the memories in an optimal condition so the full page bit map may be repeatedly accessed by the print engine to provide multiple copies of the same output.

The print engine drive interface is connected to the print engine, a print bus, and a printer control and status interface. The print bus is connected to at least two full page bit maps The printer control and status interface is connected to both the print engine data interface and the full page bit map memories. It controls the bit map assignments for both the reading to the bit map from the image processor and the access to a bit map by the print engine data interface. The printer control and status interface also directs page geometry parameters to the print engine data interface. The printer control and status interface transmits these control signals in response to initial page parameters supplied to it in the terms of formatting information, and in response to status signals generated by the print engine.

The print engine drive interface includes a set of command and data registers for storing the page geometry parameters transmitted from the printer control and status interface. A scan offset adjustment circuit uses the parameters in the command and data registers to synchronize the retrieval of the pixel data from the full page bit map so that it is synchronous with the demand from the print engine, and to control the length of the memory scan of the memory so it is of an appropriate length to be acceptable with the print engine's requirement for print command data. A bit map sequencer is designed to generate either read/write or refresh control signals to the bit map memory while it is controlled by the print engine data interface. This provides command signals so the memory rows with the full page bit memory are either read or refreshed. The bit map sequencer is controlled by a refresh and read/write arbitration logic circuit.

The print engine drive interface is also provided with a bit map address control circuit for generating a current data address so the correct data can be retrieved by the bit map sequencer. The retrieved data is read into a parallel to serial data conversion unit for transmission to the print engine.

**Brief Description of the Drawing**

FIG. 1 is a block diagram of a data processing printer system that incorporates the print engine data interface in accordance with this invention.

FIG. 2 is a block diagram illustrating the principle components of the print engine data interface.

FIGS. 3A through 3C, when assembled, form a schematic diagram of the print engine data interface.
FIG. 1 depicts in block diagram a print system 10 that is connected to a main processor (not illustrated) through a main bus 12 such as an ethernet line. The system is addressed through a host processor 14 that exercises control over the entire print system. A system bus 16 such as a Q-bus connects the system together. The host processor initially determines if the print system is being polled, or accessed, by the main processor. If it is determined that the print system is being accessed the host processor then determines whether the incoming packets of data are formatting data, called font data, or actual composition data. If the incoming data is font data it is passed through a horizontal line processor 20 to a font memory unit 22. If the data is composition data it is passed to an image generator processor 18. A direct memory access unit 24 serves as a high speed channel to transfer command and data signals to the image generator processor.

The image generator processor responds to a particular packet of composition data by issuing an image command to the horizontal line processor 20. The horizontal line processor in response to the image command, and by reference to the font data generates a full page bit map address where a pixel should be produced. The bit map address is directed along a composition bus 26 to one of two full page bit maps (FPBM) 28 or 30 that the horizontal line processor selectively accesses. The pixel image is then stored in the full page bit map at the address the horizontal line processor generated. When the full page bit map is fully loaded with pixels it is a representation of the page to be produced. This necessitates providing the full page bit maps 28, 30 with a very large amount of memory. In one embodiment of the invention, they are each a 1.25 megabyte array, and each bit within the array represents a potential pixel location.

The full page bit map memories are connected to a print bus 32 that is connected to a print engine data interface (PDI) 34. The print engine data interface is connected to a print engine distribution board 36 that serves as the input-output interface for a print engine 38. The print engine controls the laser and other hardware elements necessary to produce a print document 39.

The data transmission of data through the print engine data interface is controlled by a printer control and status interface (PCSI) 40. The printer control and status interface is connected to the host processor by the Q-bus, to the print engine through the distribution board by a set of command and status lines 42 and to the print engine data interface by scan enable address, and data lines 44, 46 48 respectively, and to the full page bit map by assignment lines 49. The print engine transmits a line sync across a print engine line sync line 50 wherever it is ready to start a new scan line. The line sync line is connected to both the print engine data interface and the printer control and status interface. The printer control and status interface responds to the commands of the host processor 14 by starting and stopping the printer and by selecting the bus assignments of the full page bit map memories. It performs these functions by frequently polling the status of the printer and other elements of the system 10 and communicating their status to the host processor.

The print engine data interface addresses the full page bit memory 28 or 30 that is to be accessed for printing, serially retrieves the pixel data contained therein, and forwards it to the print engine 38 for image processing. The print engine data interface also cyclically refreshes all the data stored in the full page bit memory. This keeps the data fresh and usable by the print engine when it would otherwise decay if the scan line is too short. This also makes it possible to repeatedly scan each full page bit map so multiple copies of the page may be produced without having to spend time re-composing the page each time.

Referring now to FIG. 2 it is seen that the print engine data interface 34 includes a set of command and data registers 52. These registers are designed to store page geometry parameters, specific to the type of print engine and page format the print engine data interface is being used, and print engine command data. These parameters are transferred by the printer control and status interface to the registers through PCSI address and PCSI data lines 46, 48. The PCSI scan enable command is also forwarded to these registers through the scan enable line 44. These parameters are referenced by a scan offset adjustments logic circuit 54 to adjust to the proper initial address at the beginning of each line scan.

Reading, writing and refreshing of the full bit map memories are controlled by a refresh and read/write arbitration logic circuit 60. This circuit assigns the proper refresh or read/write commands to a bit map sequencer. This enables the bit map sequencer circuit to generate control signals to either refresh the data in the bit map for reading or retrieve it for transmission to the print engine.

A bit map address counter 66 under command of the refresh and read/write arbitration circuit 60 and the bit map sequencer 62, is provided to point to the appropriate address in the full page bit map 28 or 30 so the correct data will be either refreshed or retrieved. The address is transmitted through a set of address lines 56. The retrieved data is read in byte form through a set of eight data lines 68 from the full page bit map. The data is transferred into a parallel-to-serial converter 70 where it is converted into a serial bit stream for transmission to the print engine distribution board through a data output line 162.
The horizontal line processor 20 is connected to the print engine data interface through a refresh line 74, connected to the refresh and read/write arbitration logic. This refresh signal passed through this line is to synchronize the refresh timing when the bit map 28 or 30 accessed by the PDI is not being used to supply print commands to the print engine. The command and data registers 52 consist of four 8-bit registers 76, 78, 80, and 82 respectively and one D-type flip-flop 84, as shown in Fig. 3. The page parameters of the scan are assigned to the individual registers as follows:

<table>
<thead>
<tr>
<th>REGISTER</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Register 76</td>
<td>Bits 4-7  High 4 bits of scan offset adjustment</td>
</tr>
<tr>
<td></td>
<td>Bit 3      Print Mode Select (H-Print; L-Print/Erase)</td>
</tr>
<tr>
<td></td>
<td>Bit 2      Test-Enable PDI self-test mode</td>
</tr>
<tr>
<td></td>
<td>Bits 0-1   High 2 bits of byte count per scan line</td>
</tr>
<tr>
<td>Register 78</td>
<td>Bits 0-7  Lower 8 bits of scan offset adjustment</td>
</tr>
<tr>
<td>Register 80</td>
<td>Bits 0-7   Lower 8 bits of byte count per scan line</td>
</tr>
<tr>
<td>Register 82</td>
<td>Bits 0-7   Stored byte pattern to be written back to bit map during print/erase mode</td>
</tr>
</tbody>
</table>

The registers are loaded with geometry parameters from the PCSI through the address and data lines 46 and 48 and the flip flop is triggered by a signal enable from the PCSI through the scan enable line 44. Flip flop 84 is used to generate a page enable signal along the page enable line 68 and is triggered by the line sync signal. The page enable is asserted during the entire frame of a page, is synchronous with the line sync, and thus is used as a system reference signal to enable data transfer.

The scan offset adjustment circuit 54 consists of an offset adjust flip-flop 90, an offset counter 92 and a pulse stretcher 94. The scan line registration offset adjustment is made at the beginning of each scan line by loading one's complements of offset count from registers 76 and 78 into the offset counter 92 (connection not shown) and setting the offset adjust flip-flop. The offset adjust flip-flop enables the offset counter which counts engine clock pulses received through an engine clock line 68 as the scan progresses. When the total number of counts equals the count stored, the offset counter generates an offset reset signal on an offset reset line 98. The reset line is branched back to the offset adjust flip-flop so the offset adjust flip-flop 90 is reset. The pulse stretcher 94 along with an inverter 100 is used to load the offset counter at the beginning of the line with the scan value. The inverter 100 is used to invert the video clock signal from the print engine so sufficient time is provided to load the offset counter. Alternatively, a comparator can be used to detect the end of the offset, eliminating the need for the pulse stretcher.

The bit map address counter 66 includes a line address counter 101, a column address counter 102 and a column address comparator 104. Each byte, or each image data unit, in the full page bit map is located by row address and column address. As the memory scan of the bit map progresses the line address counter is incremented by the rising edge of the line sync while at the same time the column address counter is incremented by an end R/W signal generated by the bit map sequencer and transmitted over an end R/W line 108. The addresses generated by the counters are transferred to one of the bit maps across the bit map address lines 56. This enables the sequential scanning of the bit map page during the read state. The number of data units to be read during each scan line is programmable, located in registers 76 and 78, enabling the PDI to adjust the scan through the scan offset adjust circuit 54 to accommodate paper of varying width. The column address comparator 104 detects the end address of each scan line by comparing it to the stored value from register 80. When the end of the scan line is reached the comparator resets a line status flip-flop 110. Since the length of the scan line is programmable it can be used to "image-clip" the length of a page.

The bit map sequencer 62 consists of a memory synchronizer 112 and a sequencer 114. The sequencer 114 is a state machine that samples the input and the present state of the machine to determine its next state and output. The synchronizer is a clocked latch which is used to synchronize the sequencer input signals to prevent meta stable state transitions. The input to the synchronizer is from a refresh request line 116, a print/erase line 118 from register 76 (connection not shown), and a read/write request line 120. The output of the sequencer is two sets of control signals. One set is a set of bit map control signals, outputted along four bit map control lines 122 which are used to access and refresh the bit map. The second set of controls is internal to the PDI and includes the end read/write signal transmitted on the end read/write line 108, an end refresh signal transmitted on an end refresh line 124, an end memory access request signal transmitted on an end memory access line 126, and a write data enable signal asserted on a write data enable line 128.
The arbitration logic unit 60 includes the line status flip-flop 110, a delay flip-flop 130, a multiplexer 132, an AND gate 134, a refresh request flip-flop 136 and a read/write request flip-flop 138. The multiplexer is a 2 to 1 unit that selects one of the refreshers between either the horizontal line processor swap request through the horizontal line processor refresh line 74 or the burst refresh through a burst refresh line 140. The line status flip-flop registers the effective data period of the scan line. The output is transmitted along an inhibit refresh line 142 to the AND gate 134 and is used to inhibit refresh requests during implied refreshes. The line status flip-flop 110 may be reset by either the column address comparator 104 or by the line sync signal since they are gated together to the flip-flop through an OR gate 111. The complement of the line status flip-flop is used to activate a pixel counter 144 and the delay flip-flop 130. The output of the delay flip-flop 130 is in turn used to control the start of the memory cycle at each scan line. The delay is inserted to guarantee that the bit map sequencer 62 will always complete the current refresh cycle before any attempted memory scan, and that the scan adjustment between scan lines is uniform.

The refresh request flip-flop 136 is asserted whenever a refresh request is received through refresh line 146 from the AND gate 124. The signal from the refresh request flip-flop is asserted along the refresh request line 116 to the bit map sequencer synchronizer 112. The read/write status flip-flop 138 is asserted when a memory access request is made by a read/write request NAND gate 150 through a read/write request line 148. The flip-flop 138 is reset at the end of the memory cycle by the end memory access signal from the sequencer 114 through the end memory access line 126. The output of this flip-flop is transmitted to the bit map sequencer synchronizer 112 through the read/write request line 120.

The data conversion logic circuit includes a write data buffer 151, a data buffer 154 and a shift register 156. All three units have the same data width of one data unit. The circuit is synchronized by the pixel counter 144 and NAND gate 150 through the branch of the read/write request line 148. The synchronization is achieved when the pixel counter generates an output signal by counting the print engine clock to a data unit (connection now shown). The signal is further conditioned by logically ANDing the pixel count with that from the delay flip-flop 130 through the NAND gate 150. The resulting signal is a shift load signal triggering the loading of the data unit into the shift register 156 to start the read/write cycle. The data buffer 154 is used to synchronize the timing of the data transfer between the bit map memory and the print engine unit when the individual data units are transferred to the print engine. The data buffer is triggered by a read signal from the read/write sequencer through the read line 158. The write buffer 152 is a tri-state buffer which stores the data pattern to be written back to the bit map memory along the bit map data lines 68 when required by the print erase cycle. The buffer 152 is enabled by the write data enable signal asserted by the sequencer 114 through the write data enable line 128. During the scan process the retrieved data from the full page bit map 28 or 30 is first loaded temporarily into the data buffer 154 through the data lines 68. The data is then loaded into the shift register 156 and shifted out a bit at a time synchronously with the rising edge of the print engine clock. The print engine clock signal is transmitted to the shift register through a print engine clock line 162 and the data bits are transferred to the print engine through a video shift out line 160.

The PDI also includes a 4 to 2 multiplexer 164 that selects the bit map synchronous signals from either the external print engine or from an internal data source. In this embodiment of the invention the multiplexer accepts either the print engine line sync through the print engine line sync line 50 and the print signal engine clock through a print engine clock line 168, or signals from the PCSI through test enable and test clock lines 170, 172 respectively. When the PDI is in the normal operation mode the print engine line sync signal is passed through to the line sync line 88, and the print engine clock signal is passed through to a clock line 96, so as to synchronize the operation of the PDI. The PCSI test lines 170, 172 are provided so the PDI can do a self-test by writing a pattern into one of the bit maps and checking the content through the horizontal line processor without the presence of the print engine.

A 20 MHz clock 174 is provided to run the bit map sequencer. The clock is converted directly to a prescaler 176 which derives a 10 MHz clock signal that is transferred to the multiplexer 184 through a test clock line 166 for the internal test, and a 1.25 MHz through the burst refresh line 140 to the refresh and read/write arbitration circuit 160 to provide a burst refresh signal.

The bit map refresh is achieved by one of three stages of bit map refresh control. The first state, synchronous refresh, occurs whenever the PDI has control of a full page bit map but that bit map is not being accessed by the print engine as a source of print command instructions. In this state, the refresh commands come from the horizontal line processor through refresh line 74. The second stage refresh is burst mode refresh. This occurs when the PDI is in the print mode. The refresh is synchronous with the internal 1.25 MHz reference clock. The burst mode refresh is inhibited during the effective bit map scan, or print engine read, period but remains active throughout the entire page scan period.
The third state refresh is the implied refresh. This refresh takes advantage of the fact that each time a dynamic random access memory cell is accessed the entire row the memory cell is in can be refreshed. By sequentially accessing adjacent row addresses a memory refresh is achieved. The address bus of the PDI is arranged so that the output of the columns address counter is used to linearly address the rows of the bit map memory to achieve the refreshing. The line address counter is used to address columns of bit map memory.

The burst mode refresh is provided because for some paper configurations the scan line width is too short so the entire full page bit map may not be refreshed during an implied refresh. The burst mode refresh periodically has the data refreshed so it will be useable by the print engine. Thus, when one of the full page bit map memories is accessed by the PDI, it is able to both linearly retrieve the pixel data stored therein for transmission to the print engine, and to frequently have the data refreshed, so it remains useable. An advantage of this feature is that the bit map can be repeatedly accessed for printing multiple copies without having to spend time recomposing the page.

It is understood that this description is for the purposes of illustration. Therefore it is intended that all matter contained in the above description or shown in the accompanying drawings be interpreted as illustrative and not limiting.

Claims

1. A system comprising:
   a print engine,
   a printer control and status interface (40), and
   a print engine data interface capable of reading pixel image data from a full page bit map memory and serially transferring the read data to a print engine (38) in response to signals from a horizontal line processor (20), said print engine data interface including:
   a) a set of command and data registers (52) for storing programmed page format and scan length data from said printer control and status interface (40), and
   b) a scan offset adjustment circuit (54) coupled to receive the page format and scan length data from the command and data registers (52)
   characterized in that said system includes a plurality of full page bit map memories (28,30) coupled to said print engine data interface, and wherein the print engine data interface further comprises:
   c) means (174) for periodically generating a burst refresh signal;
   d) an arbitration circuit (60) coupled to detect whether each of said plurality of full page bit map memories (28,30) is to be read from, written to, or refreshed, said arbitration circuit (60) outputting refresh request signals in response to burst refresh signals to start the refresh cycle and outputting read/write request signals to start the memory cycle of each scan line;
   e) a bit map sequencer (62) coupled to said arbitration circuit (60) for generating read/write or refresh control signals for controlling each of said plurality of bit map memories (28,30) in dependence on the request signals output by said arbitration circuit (60);
   f) a bit map memory address counter (66) coupled to said bit map sequencer (62) and to said command and data registers (52) for addressing each of said plurality of full page bit map memories (28,30); and
   g) a data conversion circuit (70) coupled to receive data retrieved in parallel from each of said plurality of bit map memories (28,30) and converting the parallel data into a serial data stream for synchronous reception by the print engine (38) in response to an enabling signal from said arbitration circuit (60),
   whereby the pixel image data stored in each one of said plurality of bit map memories (28,30) is periodically refreshed in response to said burst refresh signals when said print engine data interface (34) is in the print mode.

Patentansprüche

1. System mit:
   einem Druckwerk,
   einer Druckersteuer- und Statuschnittstelle (40), und
   einer Druckwerkdatenschaltstelle, die Pixelbilddaten aus einem Vollseiten-Bitmapspeicher lesen kann und die gelesenen Daten zu einem Druckwerk (38) seriell übertragen kann, und zwar in Antwort auf
1. Systèmes comprenant :
   - un moteur d'imprimante,
   - une interface de commande et d'état d'imprimante (40), et
   - une interface de données pour le moteur d'imprimante, capable de lire des données de pixels
     d'image à partir d'une mémoire de carte de bits pleine page et transférant en série les données
     lues à un moteur d'imprimante (38) en réponse à des signaux provenant d'un processeur de ligne
     horizontale (20), ladite interface de données pour le moteur d'imprimante incluant :
     a) un jeu de registres d'instructions et de données (52) pour stocker des données de format de
        page et de longueur de balayage programmés provenant de ladite interface de commande et
        d'état d'imprimante (40);
     b) un circuit de réglage de déplacement du balayage (54) couplé de manière à recevoir les
        données de format de page et de longueur de balayage provenant des registres d'instructions et
        de données (52);
   caractérisé en ce que ledit système inclut une pluralité de mémoires de carte de bits pleine
   page (28, 30) couplées à ladite interface de données pour le moteur d'imprimante, et dans lequel
   l'interface de données pour le moteur d'imprimante comprend :
   c) des moyens (174) pour générer périodiquement un signal de rafraîchissement par rafale;
   d) un circuit d'arbitrage (60) couplé de manière à détecter si chacune de ladite pluralité de
      mémoires de carte de bits pleine page (28, 30) doit être lue, écrite ou rafraîchie,
      ledit circuit d'arbitrage (60) sortant des signaux de demande de rafraîchissement en réponse à
      des signaux de rafraîchissement par rafale pour commencer le cycle de rafraîchissement et
      sortant des signaux de demande de lecture/écriture pour commencer le cycle de mémoire de
      chaque ligne de balayage;
   e) un séquenceur de carte de bits (62) couplé audit circuit d'arbitrage (60) pour générer des
      signaux de commande de lecture/écriture ou de rafraîchissement, pour commander chacune de
      ladite pluralité de mémoires de carte de bits (28, 30) en fonction des signaux de demande sortis.
par ledit circuit d'arbitrage (60);

f) un compteur d'adresse de mémoire de carte de bits (66) couplé audit séquenceur de carte de
bits (62) et auxdits registres d'instructions et de données (52) pour adresser chacune de ladite
pluralité de mémoires de carte de bits pleine page (28,30); et
g) un circuit de conversion de données (70) couplé de manière à recevoir des données extraites
en parallèle de chacune de ladite pluralité de mémoires de carte de bits (28,30) et convertissant
les données en parallèle en un flux de données sérieles pour une réception synchrone par le
moteur d'imprimante (38) en réponse à un signal de validation provenant dudit circuit d'arbitrage
(60),

par lesquels les données de pixels d'image stockées dans chacune de ladite pluralité de mémoires
de carte de bits (28,30) sont rafraîchies périodiquement en réponse auxdits signaux de rafraîchisse-
ment par rafale lorsque ladite interface de données pour le moteur d'imprimante (34) est dans le mode
impression.
FIG. 1
FIG. 2

40) PRINTER CONTROL AND STATUS INTERFACE

20) HORIZONTAL LINE PROCESSOR

46  44  48

34  36

52) COMMAND AND DATA REGISTERS

54) SCAN OFFSET ADJUSTMENTS LOGIC CIRCUIT

56) BIT MAP ADDRESS COUNTER

60) REFRESH AND READ/WRITE ARBITRATION LOGIC CIRCUIT

62) BIT MAP SEQUENCER CIRCUIT

66) PARALLEL TO SERIAL CONVERTER

68) FULL PAGE bit MAP

70  68

122 122

28  30

5) FULL PAGE bit MAP

160  162

38) PRINT ENGINE DISTRIBUTION BOARD

PRINT ENGINE