EUROPEAN PATENT SPECIFICATION

Date of publication of patent specification: 29.09.93 Int. Cl.: G11C 17/12
Application number: 87402792.3
Date of filing: 09.12.87

High density ROM in a CMOS gate array.

Priority: 11.12.86 US 940363
Date of publication of application: 15.06.88 Bulletin 88/24
Publication of the grant of the patent: 29.09.93 Bulletin 93/39
Designated Contracting States:
DE FR GB IT NL
References cited:
EP-A- 0 031 496
EP-A- 0 203 718

Proprietor: FAIRCHILD SEMICONDUCTOR CORPORATION
10400 Ridgeview Court P.O. Box 1500
Cupertino, California 95014 (US)

Inventor: Khan, Emdadur R.
3671 Rollingside Drive
San Jose California 95148 (US)

Representative: Sparing Röhl Henseler Patentanwälte European Patent Attorneys
Postfach 14 04 43
D-40074 Düsseldorf (DE)

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid (Art. 99(1) European Patent Convention).
Description

BACKGROUND OF THE INVENTION

The present invention relates to the field of semiconductor memories and is particularly related to the application of CMOS gate array circuits as read-only memories (ROMs).

A gate array of uncommitted logic array is a matrix of transistors that is defined on an integrated circuit (IC) chip up to the final stage of chip processing. The final manufacturing step usually involves patterning one or more metal layers to connect the transistors in the matrix together to realize a desired set of logic functions or gates. The gates can be interconnected to realize any desired chip function and the interconnecting wiring traces are often arranged in parallel lines between the rows of transistors.

Complementary metal oxide semiconductor (CMOS) gate arrays absorb appreciable power only when the CMOS gates switch logic states and thus have lower average power consumption per gate than arrays employing other technologies such as bipolar. This feature is particularly important in very-large-scale-integration (VLSI) ICs which can have in excess of a million transistors on a single chip. Each CMOS gate is composed of a number of P-channel and N-channel field-effect transistors (FETS) which are interconnected appropriately; for example, typical two-input NOR and NAND gates are each composed of two P-channel and two N-channel FETS.

In employing a gate array as a memory circuit, for example a ROM, the individual transistors are directly connected in a matrix which is programmed during IC manufacturing to store bits of information in the form of the presence or absence of a transistor at each matrix intersection. Such a matrix, and the connection of the memory transistor elements between word-lines and bit-lines, is shown generally in Figure 1. The figure shows that all of the transistors in the array are present. In actual practice, only selected ones of the memory transistors will be connected to a word line in accordance with the particular pattern of binary ones and zeroes to be stored in the memory.

Consistent with the complementary nature of CMOS, equal numbers of P-channel and N-channel transistors are formed in the matrix of a CMOS gate array. In the past, when a ROM has been realized in such a gate array, only about half of the transistors on the chip are utilized because ROMs have typically been composed of N-channel transistors, only, as depicted in Figure 1. P-channel FETS have not been used as memory elements because they have slower switching speeds than N-channel FETS of the same size. Also of particular importance in a memory device, sensing of the presence of N-channel FETS has been more reliable because they have a higher mobility (i.e. lower resistance) than P-channel devices. In addition they are complementary to the usually P-channel load FETS and level-sensing components, and thus develop an easily identified voltage difference between the logic O (transistor present) and logic 1 (transistor absent) states.

When P-channel transistors are used as the memory elements unavoidable IC manufacturing process variations, as well as changes in the supply voltage, can result in small, and thus difficult to detect, differences in bit-line voltage levels between the logic zero and logic one state. For example, for a typical positive power supply voltage \( V_{pp} \) of 4.5 volts, the voltage difference between logic high and low states might be less than 1 volt, in contrast to the difference of at least \( V_{pp}/2 \) (2.25 volts) and typically more for higher mobility N-channel memory transistors.

Another limitation associated with CMOS memory circuits that employ only the N-channel transistors as storage devices is their longer interconnection length. In particular, though P-channel transistors are not used as memory elements they are still present within the IC structure. Typically, an unused P-channel transistor is located between each two N-channel memory elements. To avoid this arrangement, as well as to easily implement bit line sense amplifiers, the ROM can be custom designed and located in the periphery of the chip, with the logic gates being located in the center of the chip. This approach is not entirely desirable, because it loses the design flexibility that is afforded by gate array structures. Further, the relatively long interconnects that are required between the logic portion of the chip and the memory elements can introduce delays and routing problems.

OBJECTS AND BRIEF SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to allow the efficient use of CMOS gate arrays as ROMs by using both P-channel and N-channel FETS as memory elements.

It is a further object of the present invention to compensate and avoid the effects of IC manufacturing process and supply voltage variations in the efficient use of a CMOS gate array as a ROM.

It is a further object of the present invention to provide a memory device having a chip size optimized for interconnection routability, speed and power consumption.

It is a further object of the present invention to have all circuitry necessary to the basic operation of a ROM realized in a single gate array chip using
the basic gate-array transistor.

It is a further object of the present invention to improve the speed and electrical performance of a CMOS ROM by increasing the effective density of the memory devices on the chip.

It is yet another object of the invention to implement a highly dense, programmable and re-configurable ROM that can be located anywhere on a chip, and thereby ease VLSI system design.

Document IEEE JOURNAL OF SOLID STATE CIRCUITS, vol. SC-20, #5, Oct.1985, pages 1012 to 1017 discloses a CMOS gate array for realizing a ROM comprising n-channel single transistor cells and p-channel transistor cells, arranged as defined in the preamble of patent claim 1. This document does not deal with process parameter variations nor with supply voltage fluctuations.

According to the present invention, the objects mentioned above are achieved by the characterizing features of patent claim 1 applied to the configuration set forth in its preamble. Dependent patent claims define preferred particularities of the concept of claim 1.

In a particular embodiment of the present invention, an additional group of word-lines is provided for connection to previously unused FETs which are positioned throughout the memory matrix to isolate the memory elements from one another. These FETs share the same bit-lines as the first group of memory FETs. Isolation is still provided because only one word-line is active at any one time, so all of the memory FETs connected to the inactive word-lines remain OFF. The area of the gate array chip is thus used more efficiently and the density of storage elements on the chip is increased.

Additional features and advantages of the present invention will become apparent to those skilled in the art from the following detailed description of preferred embodiments illustrated in the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a schematic circuit diagram of a FET memory matrix representative of the prior art.

Figure 2 is a schematic circuit diagram of a FET memory matrix and sensing circuitry in accordance with the present invention.

Figure 3 is a composite overview of a portion of the physical gate array chip layout in accordance with the present invention.

Figure 4 is a schematic circuit diagram of a further embodiment of a FET memory matrix in accordance with the present invention.

Figure 5 is a composite overview of a portion of the physical gate array chip layout of a further embodiment in accordance with the present invention.

Figure 6 is a schematic circuit diagram of a third embodiment of the invention.

Figure 7 is a composite overview of a portion of the memory layout for a chip incorporating the third embodiment of Figure 6.

DETAILED DESCRIPTION

As shown in Figure 1, the usual realization of a ROM in CMOS components has a regular matrix of N-channel FETs 1 which are connected to horizontally disposed word-lines 3 and vertically orientated bit-lines 5. The drains of the individual memory elements in each column of the matrix 1 are connected to one of the bit lines 5 while the gates of the memory FETs in each row of the matrix 1 are connected to one of the word-lines 3. Also connected to each bit-line is a load comprised of a P-channel FET 7 which has the characteristics of a nonlinear resistance limiting the amount of current flowing through the memory FETs when they are gated ON. Use of a transistor as a load resistor is well-known in the art and allows fabrication of memory circuits which consist solely of FETs and no other components such as diodes, resistors or capacitors. Not shown in Figure 1 are isolation transistors located between the memory elements in the rows and columns of the matrix which provide electrical isolation between the memory FETs.

In the idle state, the voltage levels of the bit-lines 5 are high, i.e., near the supply voltage level VDD, because all of the memory elements 1 are OFF, i.e. the work lines are low. The memory is read by imposing a positive voltage on a selected word-line 3. If a memory transistor has its gate attached to the now-positive word-line, that transistor is gated ON and the voltage level on the attached bit-line decreases. This voltage swing is sensed by other components, not shown in Figure 1, and the information stored in the device is thus transmitted to other utilization circuitry.

When a CMOS gate array having equal numbers of P-channel and N-channel transistors is used for the ROM shown in Figure 1, almost three-quarters of the available transistors on the chip are unused. More particularly, P-channel FETs have not been used as memory elements in the past because sensing the bit-line voltages is easier and more reliable with N-channel FET memory elements. This situation arises because the higher inherent resistance of a P-channel memory FET produces a smaller bit-line voltage swing than that produced by an N-channel memory FET. This result occurs because the load FETs are typically operated in the linear region whereas the memory FETs 1 are in saturation. A P-channel transistor operating in the linear region presents a smaller
resistance than one which is saturated. Thus, the memory element will have a higher resistance, raising the voltage on the bit line above the value of \( V_{CC}/2 \).

In addition, one-half of the N-channel transistors are typically used for isolation purposes rather than as memory elements.

Figure 2 shows a memory device according to the present invention in which alternating rows of P-channel and N-channel FETs are each used as memory elements. The load transistors 7 are all biased ON thereby raising the voltage level of the bit-lines 5 to substantially the positive supply voltage level. In this embodiment the word-lines 3 connected to the P-channel memory FETs are normally high (near the power supply voltage) while the word-lines 3 connected to the N-channel memory FETs are normally low (near ground). In this way all of the memory FETs are gated OFF. The memory is read by imposing a positive voltage on a N-channel word-line or a low voltage on a P-channel word-line through suitable selection circuitry (not shown).

The use of both P-channel and N-channel FETs as shown in Figure 2 results in a significant improvement in the efficient utilization of a gate array since it doubles the number of array components that are used as memory devices.

In accordance with the present invention, the use of P-channel FETs as memory devices is made possible by providing an appropriate reference voltage against which the bit-line voltage is compared to determine whether it represents a logic 0 or a logic 1. Figure 2 illustrates one example of a sense circuit for determining the state of one of the bit-lines 5. This sense circuit includes a read-enable switch 9, a level-shifter 11, a voltage reference 13, a sense amplifier 15 and a latch 17. All of these other components are advantageously realized on the gate-array chip itself using the basic gate-array transistors. Although only one sense circuit is shown in Figure 2, it will be appreciated that a similar circuit would be provided for each bit line. Alternatively, a single sense circuit could be shared by several bit lines through an appropriate multiplexing arrangement.

The level-shifter 11 comprises a single-stage differential amplifier, formed by two N-channel FETs 19, and a current mirror active load formed by two other N-channel FETs 21. One input A to the differential amplifier is equal to the bit-line voltage \( C \) when the read-enable switch 9 is on, while the other input is a reference level \( B \) provided by the voltage reference circuit 13. As discussed in more detail below, the reference voltage level \( B \) is preferably set at about the midpoint between the bit-line’s minimum and maximum voltage levels for P-channel storage devices. The output of the level shifter 11, i.e., the voltage difference between nodes D and E in the figure, will be positive or negative (relative to a predetermined threshold) in accordance with a high bit-line voltage or a low bit-line voltage, respectively.

In operation, the level shifting circuit functions to shift the bit line voltage swing between the logic 0 and 1 states to a level which is further away from the value of \( V_{CC} \) to facilitate better amplification in the sense amplifier 15. For example, if the value of \( V_{CC} \) is 4.5 volts, the bit line voltage for a logic one will be 4.5 volts and a logic zero may be 3.5 volts. In this case the median value which forms a threshold for determining the logic state, i.e. 4 volts, is very close to \( V_{CC} \). However, the level shifting circuit 11 provides a D.C. shift to the voltage values that are fed to the sense amplifier so that the threshold is not so near \( V_{CC} \). Preferably, the threshold value is chosen to be around \( V_{CC}/2 \), e.g. 2.5 volts. In this case, the level shifting circuit 11 produces an output signal of 3.0 volts for a logic one and a signal of 2.0 volts for a logic zero.

The output of the level-shifter 11 is connected to the sense amplifier 15 which comprises a first stage having another differential amplifier with a current mirror active load and a second stage inverter with the same current mirror load. The sense amplifier 15 has a large voltage gain and effectively functions as a comparator with two stable output voltage levels: zero and the power supply level. The high gain of the sense amplifier 15 permits reliable sensing of bit-line voltage swings as small as 50 mV. The output of the sense amplifier 15 is held by the latch circuit 17 which is of any suitable design known in the art. The latch holds the last sense amplifier output despite changes in the bit-line voltage level.

The use of current mirrors in the sense amplifier 15 and level-shifter 11 provides high impedance loads for the differential amplifiers as well as significant immunity from the effects of power supply voltage variations, thus allowing the memory device of the present invention to operate in the presence of supply voltage fluctuations.

The reference voltage circuit 13 compensates and eliminates the effects which power supply swings and manufacturing process variations may have on the characteristics of the P-channel FETs. If the power supply voltage should fluctuate, the reference voltage and the bit line voltage will track one another, and thus the detection of the output state will not be affected.

The reference circuit 13 is a series-connection of only P-channels FETs, which correspond to the P-channel load and memory FETs in the matrix circuit. These transistors are formed with the same dimensions of the load and memory FETs. Consequently, manufacturing process variations will be
reflected in both the memory storage transistors in the reference circuit transistors, resulting in no relative change in the input levels to the amplifier 11. Preferably, for large ROMs the reference circuit 13 is physically located at about the center of the ROM to best reflect process changes that may occur from the top to the bottom of the ROM.

The reference voltage that the circuit 13 provides as an input to the level shifting circuit 11 is preferably located at about the middle of the voltage swing that occurs on a bit line during a change from one state to the other. The number of FETs connected in series to produce this level is determined by taking the difference between the expected maximum logic one and maximum (worst case) logic zero bit-line voltages, dividing this difference by 2 and subtracting it from \( V_{cc} \). When this value is determined, the proper number of series-connected FETs necessary to form a voltage divider which produces such a voltage can be readily selected. An added feature of the reference circuit 13 is that the series connection reduces the drain current and hence the power dissipation to an advantageously low level.

The improved memory device described in regard to Figure 2 can be realized in a sea-of-gates structure as shown in Figure 3. Also, gate arrays organized according to any of the several approaches ranging from block cells to butting cells or sea-of-gates can be used to implement the memory device of the present invention.

Referring to Figure 3, one N-channel memory transistor 18 is formed in an N+ active (P-well) region 20 with an N type source 22, a gate region 24 and an N type drain 26. The drain of the transistor is connected to a bit line 51 by means of a suitable contact. A second memory transistor 28 is similarly formed by an n-type source 30, a gate region 32 and an n-type drain 34 that is connected to a bit line 52. The gate regions 24 and 32 are selectively connected to a word line 31 in accordance with the data to be stored in the ROM.

It can be seen that a third transistor 36 exists between the two transistors 18 and 28, and overlaps them. This third transistor is formed by the drain 26, the source 30 and a gate region 38. If a charge is induced on this gate region, the transistor could turn on and thereby short the bit line 51 to \( V_{cc} \). To prevent such an occurrence, the gate region 38, and every other gate region, is connected to ground (e.g., \( V_{cc} \) for N-channel transistors). Thus each transistor which includes one of these grounded gates is held in a non-conductive state.

Similar types of connections can be made for P-channel transistors.

An alternative embodiment of the present invention which has the additional advantage of using for memory nearly all the transistors present in a CMOS gate array as memory elements is shown in Figure 4. An additional set of word-lines 33 is provided for addressing the isolation transistors such as transistor 36 in the embodiment shown in Figure 3. Word-lines 31 correspond to word-lines 3 in Figure 2. Only one word-line, either 31 to 33, is activated at any one time to address every other FET in a row. The inactive FETs connected to the other word line serve as isolation transistors for the addressed FETs. In this embodiment the FETs connected to both sets of word-lines share the same set of bit-lines thereby reducing fabrication complexity and eliminating extra level shifters, voltage references, sensing amplifiers and latch circuits. The operation of the circuitry shown in Figure 4 proceeds in a manner similar to that already described in regard to Figure 2.

The embodiment of the present invention shown in Figure 4 can be realized in a sea-of-gates CMOS structure as shown in Figure 5. The transistors 18 and 28 in one row of the ROM have their gates connected to one word line 32, whereas the alternate transistors 36 and 40 in the same row if the ROM have their gates connected to the word line 34 (assuming each stored bit is to be a logic 0). The transistors 18 and 36 share the bit line 51, and the transistors 28 and 40 share the bit line 52. In operation, when it is desired to read the information stored in the row containing the word lines 32 and 34, the voltage of one word line, e.g., 32, is pulled high while the other is held low. The transistors connected to the low word line remain off to inherently isolate the bit lines from one another. After the information associated with the word line 32 has been retrieved, the voltages of the two lines 32 and 34 can be switched to read the other half of the data stored in that row of the memory.

Thus, it will be appreciated that the shared bit line approach of Figures 4 and 5 effectively makes use of all available transistors in a sea-of-gates arrangement and doubles the storage capacity per unit area of the chip. The presence of the extra word line per row of the memory does not represent a limitation, since a typical sea-of-gates structure offers plenty of room in which to place the second line.

It will be appreciated by those of ordinary skill in the art that the present invention can be embodied in other specific forms. For example, the shared bit approach can be implemented in a different layout as shown in Figures 6 and 7. In this arrangement, the bit lines 51, 52, etc., are oriented vertically and the word lines 32, 34, 35 and 37 are vertically disposed. There are four word lines per column of the matrix, assuming each column comprises the two transistors which share a bit line. Two word lines, 32 and 34, are associated with the N-channel transistors and respectively ad-
dress the two paired transistors in a cell. The other two word lines, 35 and 37, are connected to the P-channel transistors and similarly address the two transistors of a cell in an alternating fashion.

This type of arrangement is advantageous in that it increases the flexibility for ROM placement and orientation in the gate array. In addition, the shared bit architectures facilitate the implementation of PLA (programmable logic array) and PAL (programmable array logic) circuits in a CMOS gate array.

Another variation of the invention is also shown in the embodiment of Figure 6. In the embodiment of Figure 2, the gate of each load FET 7 is connected to ground, e.g. Vss, to maintain the transistor in a conductive state. However, it is possible to selectively actuate the load FETs by connecting their gates to a clock source 60, as shown in Figure 6. In operation, the gates of the FETs 7 are normally held low to turn them on and charge the bit lines up to a level equal to VCC. When a word line is activated to read the memory, the signal from the clock source is increased in voltage to turn off the load FETs. Under this condition, if any P-channel memory transistor 1 is turned on by the actuated word line it will discharge its associated bit line and pull its voltage to ground, thereby providing a better voltage level for sensing a stored zero bit.

As an alternative to turning the load FETs off with the clock signal it is possible to increase their gate voltage to a level higher than VSS, so that they present a higher resistance, and thus a greater voltage drop on the bit line, when a zero bit is being sensed through a P-channel memory element.

Furthermore, although described with regard to their implementation in a ROM, the inventive concepts are applicable to random access memories (RAMs) as well.

Claims

1. A MOS memory circuit comprising:
   a matrix arrangement (1) of memory transistors, said memory transistors including P-channel MOS transistors each having its drain electrode connected to a first voltage source, its source electrode connected to a bit line (5), and its gate electrode connected to a word line (3);
   a plurality (7) of P-channel MOS load transistors each of which connects a bit line of said memory circuit to a second voltage source; characterized by
   a reference voltage circuit (13) comprised of a voltage divider formed by a series connection of a plurality of P-channel MOS transistors having the same dimensions as said memory and load transistors, to produce a reference voltage having a value lying in between the minimum and maximum voltage levels produced on a bit line due to actuation of said memory transistors; and
   means (11) for comparing the voltage on a bit line with said reference voltage and producing an output voltage that has one of two values in dependence upon the value of the voltage on said bit line relative to said reference voltage, said two output voltages having a median value which is farther from the voltage of said second voltage source than the median of the minimum and maximum voltage levels produced on a bit line due to the actuation of said memory transistors.

2. The memory circuit of claim 1 wherein said comparing means (11) includes a differential amplifier (19, 21) which receives said bit line voltage as one input signal and said reference voltage as another input signal.

3. The memory circuit of claim 2 wherein said differential amplifier comprises N-channel transistors (19, 21).

4. The memory circuit of claim 1 wherein said load transistors (7) have a predetermined bias voltage applied to their gate electrodes and said series connected transistors of said reference circuit have said bias voltage applied to their gate electrodes.

5. The memory circuit of claim 4 wherein said bias voltage is equal to the voltage of said first voltage source.

6. The memory circuit of claim 1 further including means (9) for reducing the conductivity of said load transistors during the time that a voltage on a word line is varied to actuate the memory transistors whose gates are connected thereto.

7. The memory circuit of claim 1 wherein the memory transistors (1) are both P-channel type and N-channel type arranged in a gate-array.

8. The memory circuit of claim 1 wherein the transistors in said reference circuit (13) provide a reference voltage level substantially equal to the power supply voltage minus one-half of the difference between the maximum and minimum bit line voltage levels.

9. The memory circuit of claim 1 wherein all of the transistors in a row of the matrix are of the
same conductivity type, there being two word lines (31, 33) associated with each row of transistors with said two word lines being selectively connected to the gates of the transistors in the row in an alternating fashion, and wherein a plurality of bit lines is associated with the columns of transistors, each bit line being connected to two transistors in a row whose gates are respectively connected to the two word lines for that row.

10. The memory circuit of claim 9 wherein some of said rows of transistors comprise P-channel transistors and other rows of transistors comprise N-channel transistors.

Patentansprüche

1. Ein MOS-Speicherschaltkreis, umfassend:
   eine Matrixanordnung (1) aus Speichertransistoren, welche Speichertransistoren P-Kanal-MOS-Transistoren umfassen, von denen jeder mit seiner Drain-Elektrode an eine erste Spannungsquelle, mit seiner Source-Elektrode an eine Bit-Leitung (5) und mit seiner Gate-Elektrode an eine Wortleitung (3) angeschlossen ist;
   eine Mehrzahl (7) von P-Kanal MOS-Lasttransistoren, von denen jede eine Bit-Leitung des Speicherschaltkreises mit einer zweiten Spannungsquelle verbindet; gekennzeichnet durch
   einen Referenzspannungsschaltkreis (13), bestehend aus einem Spannungsteiler, gebildet durch eine Serienschaltung einer Mehrzahl von P-Kanal-MOS-Transistoren mit gleichen Abmessungen wie die Speicher- und Lasttransistoren zum Erzeugen einer Referenzspannung mit einem Wert, der zwischen den Minimum- und Maximumspannungspiegel liegt, erzeugt auf einer Bit-Leitung infolge Betätigung der Speichertransistoren; und

2. Der Speicherschaltkreis nach Anspruch 1, bei dem die Mittel zum Vergleichen (11) einen Differentialverstärker (19, 21) umfassen, der die Bit-Leitungsspannung als ein Eingangssignal und die Referenzspannung als ein anderes Eingangssignal empfängt.

3. Der Speicherschaltkreis nach Anspruch 2, bei dem der Differentialverstärker N-Kanal-Transistoren (19, 21) umfaßt.

4. Der Speicherschaltkreis nach Anspruch 1, bei dem die Lasttransistoren (7) mit ihren Gate-Elektroden an eine vorbestimmte Vorspannung gelegt sind und die seriengeschalteten Transistoren des Referenzschaltkreises diese Vorspannung an ihren Gate-Elektroden führen.

5. Der Speicherschaltkreis nach Anspruch 4, bei dem die Vorspannung gleich der Spannung der ersten Spannungsquelle ist.

6. Der Speicherschaltkreis nach Anspruch 1, ferner umfassend Mittel (9) zum Herabsetzen der spezifischen Leitfähigkeit der Lasttransistoren während der Zeit, in der eine Spannung an einer Wortleitung geändert wird zum Betätigen der Speichertransistoren, deren Gatter an sie angeschlossen sind.

7. Der Speicherschaltkreis nach Anspruch 1, bei dem die Speichertransistoren (1) sowohl vom P-Kanal-Typ als auch vom N-Kanal-Typ sind, angeordnet in einer Gattermatrix.

8. Der Speicherschaltkreis nach Anspruch 1, bei dem die Transistoren in dem Referenzschaltkreis (13) einen Referenzspannungspiegel liefern, der im wesentlichen gleich ist der Leistungsversorgungsspannung minus der Hälfte der Differenz zwischen den Maximum- und Minimum-Bit-Leitungsspannungspiegeln.


Reven­di­ca­tions

1. Circuit de mémoire MOS comprenant :
   une dis­po­si­tion en matrice (1) de transis­tores de mémoire, les­dits transis­tors de mémoi­re comprenant des transis­tors MOS à canal P qui ont chacun leur drain relié à une première source de poten­tiel, leur électrode de source reliée à une ligne de bits (5) et leur électrode de grille reliée à une ligne de mots (3);
   une pluralité (7) de transis­tors de charge MOS à canal P reliant chacun une ligne de bits dudit circuit de mémoire à une deuxième source de poten­tiel; caractérisé par
   un circuit de tension de référence (13) constitué d’un diviseur de tension formé par une con­ne­xion en série d’une pluralité de transis­tors MOS à canal P de même dimen­sion que les­dits transis­tors de mémoire et de char­ge, pour pro­duire une tension de réfé­rence dont la valeur se situe entre les niveaux de tension minimum et maximum produits sur une ligne de bits par l’activa­tion des­dits transis­tors de mémoire; et par
   des moyens (11) pour com­parer le poten­tiel sur une ligne de bits avec ladite tension de réfé­rence et pour pro­duire un poten­tiel de sor­tie ayant une des deux valeurs selon la valeur du poten­tiel sur ladite ligne de bits par rapport à ladite tension de réfé­rence, les­dits deux poten­tels de sortie ayant une valeur médiane qui est plus éloin­gée du poten­tiel de ladite deuxiè­me source de poten­tiel que la moyenne entre les niveaux de poten­tiel minimum et maximum produits sur une ligne de bits par l’activa­tion des­dits transis­tors de mémoire.

2. Circuit de mémoire selon la revendication 1 dans lequel les­dits moyens pour com­parer (11) comprennent un ampli­fi­ca­teur différen­tiel (19, 21) qui reçoit ledit poten­tiel de la ligne de bits comme premier signal d’entrée, et ladite ten­sion de réfé­rence comme deuxième signal d’entrée.

3. Circuit de mémoire selon la revendication 2 dans lequel ledit ampli­fi­ca­teur différen­tiel com­prend des transis­tors à canal N (19, 21).

4. Circuit de mémoire selon la revendication 1 dans lequel une ten­sion de polarisa­tion prédé­termi­née est appli­quée aux grilles des transis­tors de charge (7), et dans laquelle ladite ten­sion de polarisa­tion est appli­quée aux électro­des de grilles des­dits transis­tors connectées en sé­rie dudit circuit de réfé­rence.

5. Circuit de mémoire selon la revendication 4 dans lequel ladite tension de polarisation est égale à la tension de ladite première source de tension.

6. Circuit de mémoire selon la revendication 1 comprenant en outre des moyens (9) pour réduire la conduc­ti­vité des­dits transis­tors de charge pendant que la tension sur une ligne de mots est changée pour acti­ver les transis­tors de mémoire dont les grilles sont reliées à celle-ci.

7. Circuit de mémoire selon la revendication 1 dans lequel les transis­tors de mémoire (1) sont aussi bien du type à canal P que du type à canal N et sont disposés en matrice de portes.

8. Circuit de mémoire selon la revendication 1 dans lequel les transis­tors dudit circuit de réfé­rence (13) fournissent un niveau de poten­tiel de réfé­rence sensiblement égal à la tension d’al­le­men­tation moins la moitié de la diffé­rence entre les niveaux maximum et minimum de poten­tiel sur la ligne de bits.

9. Circuit de mémoire selon la revendication 1 dans lequel tous les transis­tors dans une ran­gée de la matrice sont du même type de conduc­ti­vité, deux lignes de mots (31, 33) étant associées avec chaque rangée de transis­tors, les­dites deux lignes de mots étant sélec­ti­ve­ment reliées aux grilles des transis­tors de la rangée en alter­na­tion, et dans lequel une pluralité de lignes de bits est associée avec les colonnes de transis­tors, chaque ligne de bits étant reliée à deux transis­tors dans une rangée dont les grilles sont respecte­vement reliées aux deux lignes de mots de cette ran­gée.

10. Circuit de mémoire selon la revendication 9 dans lequel certaines des­dites ran­gées de transis­tors comprennent des transis­tors à canal P et d’autres ran­gées de transis­tors compren­nent des transis­tors à canal N.